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Abstract
An Integrated Phosphor Field Emission Device (IPFED) has been fabricated at the
Rochester Institute ofTechnology for the purpose of developing a new, flat panel display
technology. The device incorporates a new, cathodoluminescent, thin film phosphor
(Ta2Zn308) developed at RIT as an anode. A cathode and control gate, both consisting
of a thin layer of molybdenum are also included in the device. Electrons are tunneled
from the cathode via Fowler-Nordheim tunneling to energetically strike the phosphor
anode. The anode then produces light, via cathodoluminescence, which the human eye
can detect. Standard semiconductor processes were utilized in the fabrication of the
device. These processes include; sputtering of Zinc Oxide, tantalum, molybdenum, and
quartz, deposition of chemically vapor deposited (CVD) oxide, reactive ion etching of
tantalum, molybdenum, and silicon dioxide using CHF3/He, CF4/H2, or SF6 plasmas,
using a G-line stepper and diazonaphthoquinone (DNQ) novolac resin resists to pattern
the aforementioned materials, and utilizing a Rapid Thermal Processor (RTP). The
device can be scaled from ultra high resolution (10 jim pitch or less) to standard SVGA
resolution (0.28mm pitch). Bright (no way to quantify) pixels have been observed at
200nA of current at 100V of acceleration energy. The control gate which was built into
the structure does not function as designed due to shorting problems between the control
gate and cathode. A process for the vacuum encapsulation of the devices has also been
developed. This process does not require any special alignment of a separate faceplate.
Many of the known problems with other field emissive displays have been circumvented
by this new design.
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Humans are capable ofperceiving vast amounts of information through the sense of sight.
Because of this, visual displays are, and will continue to be, the primary interface between
people and
machines1
Visual displays are currently utilized in a plethora of devices
including televisions, desktop and laptop computers, automotive and aviation displays,
military displays, and virtual reality goggles. Current displays are dominated by two key
technologies, the cathode ray tube (CRT) and the active matrix liquid crystal display
(AMLCD). A vast amount of research dollars have been spent in the past decade to
develop a new display which overcomes the drawbacks of these two technologies while
maintaining their benefits. This thesis details the conceptualization, design, and,
fabrication of one such technology, an integrated phosphor field emission device
(IPFED).
The CRT has been around for over 100 years. It is a mature technology with
bright, sharp colors, a good viewing angle, and an inexpensive manufacturing process.
The CRT has intrinsic drawbacks however. CRTs are bulky, heavy, and consume quite a
bit of power due to their hot cathodes and bulky electromagnetics. High resolution can
be achieved (150 ^m triad pitches reported2) but at a high cost. These factors make it
unsuitable for any sort ofportable or virtual application, but good for stationary use.
The active matrix liquid crystal display (AMLCD) is the current choice for any sort
of portable application. It is a relatively mature technology, which is lightweight and
portable. Unfortunately, this technology has many shortcomings. AMLCDs draw a high
amount of power, smear fast moving video signals, have a limited viewing angle, limited
12
temperature range, and have limited greyscale. In addition, affordable models do not
possess the same high quality images as CRTs. AMLCD technology is constantly
evolving however. It is getting better and cheaper all the time. Many of the limitations
mentioned may someday be overcome.
Kopin3
corporation, for instance, has produced a
0.24"
diagonal AMLCD with 320 by 240 pixel resolution (a pixel refers to one discrete
light emitting element or dot). It operates at video speeds and consumes less than 20mW
of power. It is in limited production however. DpiX4, a Xerox company, has developed
a
13.5"
diagonal AMLCD with a resolution of 300dpi. This product too, is in the
prototype stage and is not yet cost effective.
Some other technologies worth mentioning are plasma and electroluminescent
displays. Large plasma displays are currently available on the high end market. They do
not, however, match the brightness, color saturation or clarity of CRTs5. They are also
very expensive
- $25,000 for a
41"
diagonal screen. They have higher power
requirements than AMLCD screens and they are difficult to scale down to high
resolution. Electroluminescent (EL) displays show promise for very cheap portable
displays but they lack a good, blue phosphor. This makes color EL displays impractical
at this time.
A perfect display would have bright colors, a wide viewing angle, full motion
video, high resolution, would be inexpensive, have a simple manufacturing process, and
be portable. Since at the present time no display technology meets all of these criteria,
there is quite a bit of interest in developing new types of displays. One promising
technology is that of field emission displays.
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Field emission displays (FEDs) possess all of the above criteria for a superb display
and are a natural extension of the CRT. They have in fact been called "flat
CRTs"
FEDs replace the point source of electrons in a cathode ray tube with an addressable
array of individual cold cathode emitting tips. There is at least one tip (electron source)
per pixel. Field emission displays offer all of the advantages of a CRT without the bulky
hot cathode electron source and electromagnetics. Their production costs are expected
to be 40-60% lower than
AMLCDs6
Field emission devices will require half as many
mask steps, less alignment, and fewer etch and deposition steps than AMLCDs. Some,
but not all, of these cost savings will be offset by high vacuum packaging requirements.
Chapter 2 Principles ofFED Operation
Field emission displays all share two basic components. These are a cathode made
up of a low work function material, and an anode made up of a cathodoluminescent
phosphor. The cathode, which is also referred to as the emitter, acts as a point source of
electrons. A high electric field is produced at the cathode tip by a potential difference
between the cathode and anode. When the cathode is subjected to this electric field, and
the field is of sufficient magnitude, electrons tunnel from the cathode via Fowler-
Nordheim tunneling into free space. The electrons are then accelerated towards the
anode by the field between the cathode and anode.
The electrons emitted by the cathode and accelerated by the electric field
ballistically strike the phosphor anode, thus producing light (via cathodoluminescence)
that the human eye can detect. As mentioned, the anode is composed of a
cathodoluminescent phosphor. Cathodoluminescence is a process by which electrons
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ballistically strike a phosphor thereby exciting luminescent centers in the phosphor causing
the phosphor to emit photons in response. The greater the energy at which the electrons
strike the phosphor the brighter the phosphor lights up (within practical limits).
Cathodoluminescence is one of the most efficient methods known for generating
light7
and
is the same phenomenon utilized in CRTs.
Cathodoluminescent phosphors have a property called persistence. Persistence is
the continued emission of light even after the electron excitation has stopped. The
duration of the persistence varies from phosphor to phosphor as well as with the synthesis
method. Persistence is an extremely useful property because it allows a bright,
high-
quality image without having to activate a pixel during the entire time frame as with an
AMLCD. Cathode ray tube phosphors, for instance, are excited with a scanned and
focused electron beam. The phosphors are excited for only a very short time during one
picture frame. In fact, during 1000 hours of operation, each phosphor pixel sees the
electron beam only for about 10 seconds8!
Other than the cathode and phosphor anode, a third component is generally added
to FEDs. This is a control gate. The control gate is positioned near but electrically
isolated from the cathode. A potential is applied between the gate and cathode which is
ordinarily less than 30% of the potential between the anode and cathode. The gate
potential serves to enhance the electric field at the tip of the cathode and allows the device
to be turned on and offwith much lower switching voltages.
2.1 Types ofFEDs
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Figure 1 shows three types of field emission display devices, the Spindt type,
lateral type, and lateral type with integrated phosphor. The oldest and most common type
of FED is the Spindt type of emitter (Fig. la). This type of device has been known for 30
years. The first patent for such a device was applied for in 19679. Many large
corporations, including Texas Instruments, Motorola, and Micron Displays, have recently
invested research dollars in this type of technology.
The Spindt type ofFED is characterized by a cone like cold cathode emitter with
self-aligned gate, a phosphor coated faceplate acting as an anode, and high aspect ratio
Black MatriAttM-TITTWf*-parent Conductor











Fig. 1- (a.) A Spindt type FED. (b.) A lateral Field Emission Device.
(c.) An Integrated Phosphor Field Emission Device (IPFED).
*picture courtesy ofMicron Display Corporation
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spacers to separate the faceplate and baseplate. The faceplate and baseplate are fabricated
separately, then joined at the end of the process. The second type of FED is the lateral
type (Fig. lb). This type ofFED is characterized by a lateral, thin film cathode and gate,
phosphor coated faceplate which acts as an anode, and high aspect ratio spacer columns.
As with the Spindt type of device, the baseplate and faceplate are fabricated separately
then joined at the end of the process.
The third type of FED - the one whose fabrication is detailed in this thesis is
similar to the lateral device, but, as can be seen (Fig. lc), there is no phosphor coated
faceplate or high aspect ratio spacer columns. Instead, the phosphor is integrated directly
into the device. This type of device is referred to as an integrated phosphor field emission




in the active area between the cathode and anode for the lifetime of the device (much like
a CRT)
Most phosphors used in Spindt and lateral type field emission displays are
powdered phosphors, either deposited by settling, or by electrophoresis on a screen (the
faceplate of a FED). This faceplate is then bonded some distance away from the cathode
containing baseplate. The separation between the baseplate and faceplate is accomplished
by using non conductive spacer columns. These columns need to be small enough so they
are not visible to the naked eye, but strong enough to support the phosphor screen and
maintain the proper spacing between the cathode and anode. This is no small task since





Spindt type display screen would exert 530 pounds of
constant force on the spacers.
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The height of the spacer columns is on the order of tens to thousands ofmicrons.
The columns are subject to bombardment by electrons from the emitters. This
bombardment generates secondary electrons from the columns, and tends to positively
charge the columns. The charging then exacerbates the electron bombardment.
Eventually, a momentary short is produced from the phosphor screen to the emitters via
the columns, rendering the Spindt type display inoperative. The electron bombardment of
the columns will also cause heating of the columns and phosphors which leads to
outgassing and degradation of the high vacuum. The heating and charging of spacer
columns is presently a major problem in FEDs which utilize them. Some researchers have
gone as far as to abandon spacers by increasing the thickness of the faceplate glass. This
solution solves the spacer problems, but makes their displays heavy and unsuitable for
portable devices.
Field emission devices which employ spacer column technologies have a difficult
area to evacuate and keep under high vacuum. As will be discussed, there is a relatively
small Z spacing between the baseplate and faceplate when compared to the X and Y
spacing. As mentioned, field emission devices need to operate in a vacuum on the order
of
lxlO"7
to lxlO"10torr. The large, narrow spaces between the baseplate and faceplate in
FEDs with spacer columns make this level ofvacuum difficult to maintain. IPFED devices
possess only a very small areas to evacuate. Each IPFED pixel resides in its own micro
vacuum chamber and has its own private getter.
Due to the current fluctuations and generally unpredictable behavior of Spindt type
emitters, the general practice is to utilize many emitter tips to light up a single pixel. The
IPFED device is intended to have one long, lateral emitter per pixel. To create an
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appropriate vacuum in a Spindt type device it is necessary to evacuate the large, narrow
area between the screen and emitter tips. This is generally accomplished by first pumping
the space to remove most of the gases, sealing the area, then using a suitable getter at the
edge of the screen to maintain high vacuum.
The problem with gettering in Spindt and lateral FEDs is that in order for a gas
molecule to be gettered, it must diffuse all the way to the edge of the display. This
distance may be many centimeters, and as indicated, the diffusion of the gases is inhibited
by the small Z spacing between the baseplate and faceplate. In an IPFED device the area
which needs to be evacuated is very small. From a vacuum standpoint, each pixel is
isolated from the next. Each pixel has its own private getter. The diffusion distance of
residual gas molecules in an IPFED is many orders ofmagnitude less than in FEDs with
spacer column technologies. Less diffusion time translates into less opportunity for these
residual gas molecules to adsorb on emitter tips, which can
"poison"
the emitter tips by
changing the emitter tip work function, thus causing fluctuations in the emission current.





























Table 1-Materials commonly used as FED emitter tips, their associated
evaporation temperature andwork function.
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2.2 Fowler-Nordheim Tunneling
As mentioned, all types of field emission devices are governed by Fowler-
Nordheim tunneling. Fowler-Nordheim (FN) tunneling is a quantum mechanical process
by which a low work function material - such as tantalum, molybdenum, lanthanum
hexaboride, carbon, or degenerately doped silicon - tunnels electrons through a barrier
under the influence of a strong electric field. Table 1 contains the work functions of
some common cathode materials.
In solids, at zero degrees Kelvin, conduction electrons are confined in a potential
well. Electrons fill all energy states up to the fermi energy level at this temperature. In a












(a) Conduction electrons confined in a potential well at 0K. The work function, <j>, is the energy
required by an electron to escape the potential well, (b) Density of states function as a function of
temperature. At elevated temperatures there is an increased probability some of the electrons will escape
the potential well, (c) Conduction electrons confined in a potential well under the influence of a high
electric field. The electrons can tunnel through the potential barrier since it is bent by the field. The
tunneling distance is L, thework function of the material is (|>, and the vacuum level is V0.
Pictures courtesy of ToddKerns', Dartmouth College
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vacuum, the minimum energy required to remove an electron from the potential energy
well is the material's work function
"<{)"
(see Fig 2a). Work functions can vary from leV
up to 5.6eV for most metals. At temperatures above 0K, the probability that some
electrons will have enough energy to escape the potential energy well of a solid increases
(Fig. 2b). This is the principle behind a traditional hot cathode filament such as that
found in a cathode ray tube. This type of emission is known as thermionic emission and
is characterized by a hot cathode.
Fowler-Nordheim tunneling does not require a hot cathode to allow electrons to
tunnel out of a material's potential energy well. This is one of its major benefits. High
electric fields are used to distort the potential energy well. Electrons at the Fermi energy
level can then tunnel out of the potential energy well (Fig 2c). The advantages of
Fowler-Nordheim tunneling over thermionic emission are that quantum mechanical
tunneling requires zero power to transfer electrons into a vacuum, there is no need to
spend energy heating a cathode, and field emission sources are not dependent on the
crystalline state (The exception to this is the negative electron affinity supposedly
exhibited by <1 1 1>
SP3
diamond7) and perfection of the cathode
material10
Shown (Fig. 3) are the equations which describe the process ofFowler-Nordheim
tunneling11
From these equations it is apparent the tunneling current from the cathode
(emitter) is not only dependant upon the work function of the cathode, but also
exponentially dependant upon the electric field at the tip of the cathode. For a FED device
without a control gate (a FED diode), the electric field is dependant upon the voltage
applied between the anode and cathode, the distance between the anode and cathode, and
the shape of the cathode. A sharp tip, either manufactured into the device or there
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inadvertently (from a large metal grain or processing abnormality), will enhance the field at
that point on the emitter tip(cathode).
If the I-V characteristics of a simple Fowler-Nordheim diode are plotted ln(I/V2)
vs. 1/V, where I is the current emitted from the cathode and V is the voltage between the
cathode and anode, the plot should yield a straight line with a slope proportional to the
work function of the cathode raised to the 3/2 power12. This plot is known as the
Fowler-Nordheim plot and is the classic test for Fowler-Nordheim
emission11
Holding all other factors constant, the lower the work function of the cathode, the
higher the cathode emission current will be. A table listing common cathode materials,
their work functions, and melting points in shown (Table 1). Any atomic species which
are adsorbed on the surface of the cathode, however, can change the cathode's work
function. Atomic adsorption has been shown to effect the work function ofmaterials by
as much as
25-50%12
Simple calculations using the equations in Fig. 3 indicate a 25%















J=emitter current density (A/cm2)
I = emitter current (A)







<|>=work function of emitter (eV)
V = voltage applied to emitter (V)
Fig. 3 - The Fowler-Nordheim Equation
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approximately 3300%. A 50% decrease in cathode work function translates into an
increase in emitter current of 125,000%. For this reason it is necessary to operate field
emission devices in a vacuum. The higher the vacuum the better, but a pressure of
1X10'
torr is minimally acceptable.
There are benefits to operating a FED in a vacuum other than keeping the cathode
surfaces clean. A FED will produce no light without a phosphor. Several of the
phosphors used will absorb moisture from the air and degrade performance if precautions
are not taken. The vacuum will prevent water absorption. Also, The brightness of the
phosphor depends upon how much energy the electrons possess when it collides with the
phosphor. If there are gas molecules between the electron emitting cathode and the
phosphor anode, the electrons will lose energy in collisions with the gas molecules. But,
more importantly, a high vacuum will prevent gases between the anode and cathode from
being ionized. Ionized gases will be accelerated by the high fields present in a FED and
will begin to sputter the cathode. Sputtering of the cathode will negatively impact the
emission properties of the device. As long as the distance between the cathode and anode
is much smaller than the mean free path of the electrons emitted from the cathode, there
will be no ionization of residual
gases10
Atomic scale variations on the surface of the cathode will effect the focusing of the
electric fields at the cathode and will cause significantly different emission currents, even
between two seemingly identical cathodes1. If these small variations are not present when
the FED is fabricated, they can be built up over time. Electromigration of atoms on the
surface of the cathode can occur under the presence of the high electric fields utilized in
the FED. The electromigration can cause ridges or bumps to appear on the surface of the
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cathode at elevated temperatures13. As mentioned, FEDs utilize a cold cathode. High current
densities will cause the cathode to heat up, however, and contribute to the electromigration in the
devices.
2.3 Failure in FEDs
Resistance heating is one of the mechanisms for failure in FEDs. If there is a momentary
spike in cathode emission current due to either the adsorption of some low work function atomic
species, or the formation of a field enhancing bump by electromigration, the cathode can be
damaged or destroyed from the high current densities produced. Disruption of emitters generally
occurs when the hottest part of the emitter approaches the melting point of the material of which
it is composed11. This condition eventually causes melting or gassification of the emitter tip (Fig
4).
Fig. 4 - A Spindt type of emitter tip which has been melted
due to high current densities and the resulting resistance
heating.
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Current spikes in FED emitters are reduced by reducing emitter tip adsorption and
electromigration in addition to one or both of two supplementary methods. The first
method is a two step process. First, a field is induced at the cathode which is strong
enough to bring about Fowler-Nordheim tunneling. Then, the emission current is
controlled via a current limiting circuit. The second method is to incorporate a resistive
layer in series with the cathode. Each cathode can have its own discrete
resistor14
or a
single resistive layer can be used to contact many
cathodes15
The resistive layer will
reduce the average current spike to where it is small enough not to damage the emitter tip.
Chapter 3 IPFED Devices vs. Other Types ofFEDs
All of the FEDs, Spindt, lateral, and IPFED, have the advantages of a wide
viewing angle, very fast response time allowing for the display of fast moving video
signals, a wide temperature range (-45C to 85C), and bright, colorful displays and high
portability since even the largest FED is less than
V4"
thick . The wide temperature range
stems from the fact the devices are completely solid state. The bright, colorful displays
are due to the fact that FED phosphors are very similar to those used in CRTs. Field
emission displays have many advantages over cathode ray tubes and active matrix liquid
crystal displays. Integrated phosphor field emission displays have advantages over the
Spindt and lateral types of field emission displays.
It has already been mentioned that each pixel of an IPFED is isolated from one
another from a vacuum standpoint. Also, each pixel has its own active getter to maintain
a high vacuum within each pixel. For these reasons, residual gas molecules have a greater
chance of being gettered before they adsorb on a cathode surface, causing emission
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current fluctuations. This is a huge improvement over other types of FEDs which use
spacer column technologies.
3.1 Anode to Cathode Distance
Another advantage of an IPFED is that the anode to cathode spacing (and cathode
to gate spacing if one is included) is non photolithographically defined. The spacing is
defined by the thickness of the chemically vapor deposited (CVD) thin film insulating
layer, which separates the cathode and anode. Since the thickness ofCVD films is an easy
parameter to control and keep under control in a manufacturing environment, the anode to
cathode spacing is likewise easy to control. Since cathode emission current is dependant
upon the electric field between the cathode and anode and the electric field is dependant
upon the potential difference and distance between the cathode and anode, distance is a
critical parameter to control.
The anode to cathode (A-C) spacing in an IPFED is orders ofmagnitude less than
in Spindt or lateral FEDs. A typical Spindt or lateral FED may have an anode to cathode
(A-C) spacing of 50 to two thousand microns. IPFEDs can be fabricated with spacings of
less than 0.1 urn although spacings of~0.75nm are more common. Since electric field is
highly dependant upon the A-C spacing, an IPFED 's reduced spacing translates into
lower operational voltage. From an operational voltage standpoint, the use of a control
gate in Spindt and lateral FEDs makes up for their increased A-C spacing. Other
advantages resulting from reduced IPFED A-C spacing are still realized however.
3.2 Vacuum Encapsulation ofFEDs
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The IPFED 's reduced A-C spacing makes the mean free path of the electrons
emitted from the cathode less important. In all FEDs, a high vacuum must be maintained
to keep cathode surfaces clean, phosphors from absorbing moisture, and to reduce the risk
of the emitted electrons ionizing residual gases within the device. In an IPFED, the A-C
spacing is so small, even at higher pressures there is little risk of striking a plasma between
the anode and cathode. A high vacuum must still be maintained for the other two
aforementioned reasons.
As can be seen (Fig. 1), when electrons are emitted from Spindt and lateral FEDs,
the electrons strike the bottom of the phosphors coated on the faceplates. Electron
penetration depths at low voltages (less than 500 V) are on the order of a few tens of
nm16
This means visible photons which are produced by cathodoluminescence must travel
through the bulk of the phosphor, then through the faceplate glass in order to reach the
eye. Some of the photons will be lost during this process. Electrons emitted in an IPFED
device strike the top of a thin film phosphor causing it to cathodoluminesce. Photons
produced by this cathodoluminescence travel through a very thin (<l^m) layer of
encapsulation glass, then are visible to the eye. There is very little possibility for
attenuation. Thus, the light produced is much more efficiently utilized.
3.3 FED Phosphors
A thin film phosphor without any sulfur is used in IPFED devices. A powdered
phosphor is used in Spindt and lateral FEDs. Powdered phosphors have very large grain
sizes (greater than l\im). These phosphors are coated on the faceplates of Spindt and
lateral FEDs. Often, the phosphors lose adhesion with the faceplate and become loose
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within the vacuum display area. Sulfur is a material which wreaks havoc with the emission
properties of FED
cathodes7
If there is sulfur in the powdered phosphor, and becomes
free due to electron stimulation and decomposition, there is a very good chance it will
adsorb on the emitter surface, drastically changing the emission characteristics of the
device. This is a reliability problem. The IPFED which was fabricated in this thesis
utilizes a thin film phosphor consisting of zinc, tantalum, and oxygen. The material was
developed at the Rochester Institute ofTechnology and was first reported on in November
ofl99616
The phosphor utilized in the IPFED device is Ta2Zn308 and is known as tantalum
zinc oxide (TZO). TZO is a cathodoluminescent phosphor with a spectral peak at 410nm.
The cathodoluminescence is visible at 10V of electron acceleration voltage at a current




These coordinates correspond to a deep blue color. The films are prepared by depositing
thin film tantalum on r.f sputtered zinc oxide films then annealing at high temperatures.
Both of these steps are standard semiconductor processes.
The advantages ofusing a thin film phosphor in the device are twofold. First, the
thin film phosphors can be deposited by standard semiconductor processing techniques. A
sputterer, appropriate target, and process are all that are required to incorporate the
phosphor within the IPFED device. Powdered phosphors, on the other hand, require
special electrophoretic deposition or settling equipment. This is a messy, inexact process.
In addition, the grain size of the powdered phosphors (>l^m) make incorporation of the
phosphor nearly impossible in an ultra high resolution device. Second, thin film phosphors
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do not suffer from the type of adhesion problems powdered phosphors do. There is little
chance the thin film phosphor will flake off, causing disruption of the IPFED device.
Refractive trapping is a process in which photons generated in thin film phosphors
are not emitted directly by the surface of the thin film phosphor but are
"piped"
to and
emitted from the edges of the material. Refractive trapping in a thin film phosphor is
similar to what happens to light in a fiber optic cable. The net result of refractive trapping
is reduced phosphor efficiency. Tantalum zinc oxide does not suffer from any refractive
trapping.
Chapter 4 Previous Work Related to the Fabrication of IPFEDs
Much work has been reported which is useful in the design of a manufacturable
process flow for an IPFED device. Before the wide acceptance of the modern
semiconductor transistor, vacuum tubes ruled the electronics industry. Some of the most
basic work on cold cathode field emission was made in an effort to shrink the size of
vacuum tubes. Modern research in this area continues to progress in an effort to produce
a radiation hard, temperature insensitive, three terminal, transistor like device. Much of
the exploration performed on vacuum tubes has benefited the IPFED research performed
in this thesis. Further, the work presented in this thesis may benefit the vacuum tube
effort, since an IPFED is really a cold cathode vacuum tube with an integrated phosphor.
4.1 Spindt Type Displays
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An excellent source of information for this thesis comes from research performed
on Spindt type display devices. There are presently two competing Spindt type processes;
the metal microtip process and the silicon microtip process.
Molybdenum microtips were first used by Capp Spindt and his coworkers at SRI
international and are still a core FED
technology7
The fabrication process of the baseplate
for this type of technology is shown (Fig. 5a). Note this is an oversimplified process flow
showing only the formation of the Spindt tips. It does not include the formation of the
faceplate nor the bonding and vacuum sealing of the faceplate and baseplate. The process
relies on the eventual closure of a small hole etched through the insulator and the
corresponding formation of a pointed tip below it. The pointed tip becomes the field
emission cathode and the surrounding layer, which is electrically isolated from the tip,
becomes the control gate. Other processes for the fabrication of metal microtips have
been developed but they all rely on the closure method to form the tips. Materials other
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a. Metal Spindt Tip Fabrication Process b. Si Spindt Tip Fabrication Process
Fig. 5 - (a.) Fabrication process for fonningmetal Spindt tips, (b.) Fabrication process for
forming silicon Spindt tips.
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than molybdenum have also been used, but at the momentMo is the dominant material for
microtips formation.
The metal microtip process utilizes several hundred emitters per pixel to improve
the yield and reliability of the display. Using the metal microtip technology, a six inch,
low-voltage color prototype display has been fabricated by LETI of France, in
collaboration with PixTech corporation. A key aspect of this prototype was the
incorporation of a resistive layer to provide series resistors for the microtips. As
mentioned previously, the resistors limit the load in the circuit and prevent catastrophic tip
failure.
The second type of Spindt technology is the silicon microtip. The process flow for
the fabrication of this type ofmicrotip is shown (Fig. 5b). Again, this process flow shows
the steps necessary only to fabricate the tips and does not include the fabrication of the
faceplate, spacers, bonding, nor vacuum sealing of the display. In the silicon microtip
process, atomically sharp points are formed by isotropically etching <111> silicon. This
means, of course, that single crystal silicon substrates need to be used. A self-aligned
emitter process which eliminates several process steps exists. This technology offsets the
cost for the single crystal silicon
substrates7
Micron Display Technology has
demonstrated a 0.7 inch color prototype using this technology. Micron is ramping up for
production of a one inch silicon Spindt type display.
4.2 Diamond-Like Carbon Cathodes
Another FED technology which has received quite a bit of attention is one that
utilizes diamond, or diamond-like carbon, thin film cathodes. SI Diamond Technology in
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Austin, TX uses amorphous diamond patches as the electron emission site instead of a
pointed microtip cone17. Their diamond is laser ablated from a graphite target via a pulsed
Nd:YAG laser. Others have attempted chemical vapor deposition of the diamond-like
carbon using C2H2. The mechanism of emission from diamond films is not well
understood. Calculation from the Fowler-Nordheim equation gives an effective work
function of 0.2 to 0.3ev, compared to about 4.5 eV for Mo and Si
microtips7
It has even
been suggested that the diamond-like carbon films have a "negative electron affinity".
Laser ablated diamond is microscopically rough and forms many facets. FED
pioneerHenry Gray believes that, the diamond emitter's greatly enhanced emission current
is due to reduced emitting area and electric field focusing rather than an extremely low
diamond work function or the novel idea of "negative electron
affinity"7
Whatever the
mechanism, diamond emitters do exhibit greatly enhanced emission currents and thus a
bright display without the micromachining inherent in microtip approaches is possible.
A 125X125 pixel monochrome prototype display using diamond emission patches
has been demonstrated by SI Diamond. The major problem this prototype suffers from is
obtaining uniform emission over the entire area of the
display7
In addition, the prototype
device presently does not have a control gate. This means switching voltages in excess of
350V are necessary. The prototype also suffers from powdered phosphor adhesion
problems. The prototype uses a separate faceplate and baseplate along with spacers
columns. As with all other FED technologies, a vacuum is necessary for stable and
reliable operation. Since diamond is a very inert film however, the level of vacuum
required is much less than competing FED technologies. This technology may be well
suited for scaling down to ultra high resolution.
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4.3 Other Reported Research on Lateral Emitters
Many researchers have fabricated lateral field emission devices for a wide variety
of applications including flat panel displays, microwave devices, field emission integrated
circuits, and magnetic sensors. Kaneko and
Sumita18
fabricated a lateral thin film star-like
emitter with an incorporated resistive layer underneath. The process concurrently
fabricates a Mo or W lateral emitter with a self aligned gate. The result of the
incorporation of the resistive layer is a current fluctuation of less than 5%. The resistive




fabricate lateral emitters out of tungsten. The thickness of their

































Fig.6- (a.) Cusp-edge cathode formation process from Kim etal.. (b.) Knife-edge
cathode formation process from Kim et al..
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the cusp edge and knife edge emitters is shown (Fig. 6). Emission characteristics for these
devices seem to indicate (by virtue of their turn of voltages) that Kim et al. have
succeeded in producing a field enhancing edge on their lateral emitters. Their methods do
not employ standard semiconductor processes however.
Kanemaru and
Itoh20
report fabricating knife-edge emitters by controlling
photolithography and RIE etching parameters. Note that the term
"knife-edge"
is used by
different researchers to indicate different fabrication sequences. The processes used by
Kanemaru and Itoh are all standard semiconductor processes. The emitter material (W) is
patterned, then the photoresist is reflowed to decrease the sidewall angle. The emitter
material is then dry etched in a plasma consisting of SF6. The SF6 etch has a high isotropic
component especially for the photoresist. For this reason the sidewall angle of the resist is
further decreased. The dry etch transfers the high sidewall angle of the resist into the
tungsten emitter. This results in a sharp tip at the end of the emitter.
Hoole et
al.21
utilize the thinness of the lateral emitters as one dimension of
sharpness and photolithography to point the tips into the other two dimensions of
sharpness. They claim a typical tip radii of 150 to 500A. They also report fabrication of a




have fabricated lateral Tantalum emitters with an anode to cathode
spacing ranging from 300 to 5000A. Their anode to cathode distance is lithographically
defined. For a field emission diode with a 1500A A-C distance, the turn on voltage is
50V.
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Ghis et al23. report the reliability of the emitter tips depends upon applied voltages,
cleanliness of tips, vacuum quality, surface state, and very fine tip geometry. A resistive
layer (105 ohm cm) is used to make current variations less than 10% from tip to tip. With
the resistive layer in place their Spindt type microtips maintain at least Vi of their initial
emission current after 3000 hours.
4.4 Reported IPFED Research
In 1993 Dr. Leonid Karpov of the Vacuum Microelectronics Laboratory at the
Polytechnic Institute in Krasnoyarsk, Russia proposed the device shown (Fig. 7a). The
device was presented at the 1993 Vacuum Microelectronics Conference in Newport, RI.
The device consisted of a thin film emitter, phosphor coated anode, and a faceplate used
purely for vacuum sealing purposes. The device would have utilized a powdered
phosphor. Dr. Karpov did not report fabricating this device, his design was only
conceptual.
In 1992, work from Texas A&M university began to be published. The authors
reported on the fabrication of lateral FED diodes using a thin film phosphor as an
anode24
The devices were fabricated with chrome and molybdenum emitters and had a cathode to
anode spacing of 2500 to 7500A. In 1994, the same group from Texas A&M published
another paper indicating a more advanced process flow which included a lateral control
gate to form a lateral triode device25. No report was made upon the devices working as a
triode. It was only mentioned that triode devices were fabricated.
In March of 1995, a third paper was published which indicated the group from
Texas A&M had produced triode devices which included a control gate and thin film, zinc
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oxide (ZnO) based, phosphor anode26. From the I-V data published, it is doubtful if the
devices they fabricated are actually working as a three terminal device. The modulation in
cathode current reported is most likely due to Fowler-Nordheim emission instability. This
is a pivotal paper for this thesis however. In an effort to decrease the resistivity of their
thin film phosphor, the authors doped their thin film ZnO with tungsten and aluminum. To
their surprise, the doping of the ZnO changed the cathodoluminescent peak wavelength of
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Fig. 7 - (a.) Dr. LeonidKarpov's Conceptual design for an IPFED device, (b.) The
IPFED device built at the Texas A&MUniversity, (c.) The Turkman/Pettinato IPFED
device.
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their phosphor from approximately 510 nm to 488 nm. Zinc oxide is generally a green
phosphor, but incorporating tungsten into the ZnO shifts the cathodoluminescent spectrum
of the material towards blue. The final structure of the device presented in the March
1995 paper is shown (Fig. 7b).
A process flow was developed in early 1995 by Chris Pettinato and Dr. Renan
Turkman of the RIT Microelectronic Engineering Department in an attempt to produce
the device shown (Fig. 7c). This device would have incorporated a thin film emitter and
control gate with a phosphor plug. A partial process flow developed for this device is
found in appendix A. The device was complicated to manufacture due to planarity
requirements and a chemical mechanical polishing step. The device was never fully
completed but much was learned, which was applied towards the manufacture of the
IPFED device designed in this thesis.
Chapter 5 Design ofProcess Flow for the IPFED device
A process flow and suitable mask set was designed to fabricate the IPFED device.
The initial process flow and mask set have evolved, and continue to evolve, to produce a
more robust process flow and more reliable device. The work of Tukman and Pettinato
was built upon to produce a device much like that fabricated by the group from Texas
A&M, but with many advancements in the area of ease of manufacture, vacuum
encapsulation, improved phosphors, and reliability.
5.1 Drawing from the Turkman/Pettinato Process
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The initial goal of this thesis was to produce a lateral, integrated phosphor field
emission device. The approach taken was to perfect the work started by Turkman and
Pettinato. Several lots using their process flow had been fabricated with no working
devices produced. The early part of the process was simple and straightforward.
Unsuitable materials such as sputtered quartz and spin on glass had been eliminated due to
their low dielectric strength and processing problems such as outgassing. A good dry etch
process had also been developed for etching Tantalum, which utilized SF6. The major
problems with their fabrication procedure came at the end of the process flow.
The end of Turkman and Pettinato 's process called for multi step trench etch
which would etch through alternating layers of oxide and tantalum. The etch chemistry
would be changed from pure SF6 to CHF3 and He. One of the requirements of the etch
was that it would be absolutely anisotropic. The anisotropic requirement of the etch, the
alternating SF6 and CHF3/He in a single etch chamber, and the fact there was no etch stop
or any way to endpoint detect the trench etch process, made their etch process virtually
impossible to manufacture, even in a research environment.
The high carbon content in the CHF3/He etch, as well as the residual sulfur from
the SFe etch, often caused a thick black substance to be deposited on the wafers during
etching. The exact nature of this thick black substance was never completely understood,
but was believed to be some sort of carbon and sulfur containing polymer. Some
researchers today are actually using a combination of carbon and hydrogen containing




assuming the Turkman/Pettinato trench etch problems could be overcome, there was still a
complicated CMP step to follow.
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At the time, RIT's fab did not have the capability to sputter zinc oxide. Zinc oxide
was being sputtered for the project at the University ofVermont from a
6"
target. Since




magnetron target with no platen
or target rotation, the ZnO across the wafer uniformity was extremely poor. In addition,
RIT's low pressure chemical vapor deposition equipment produced oxide films which
were consistently non-uniform across the wafer. These non-uniformities made a difficult
CMP process impossible. The Turkman/Pettinato technology, and its associated
problems, was abandoned in lieu of a simpler technology without any CMP steps.
It was decided to produce an IPFED device similar to that proposed by Dr. Leonid
Karpov and also, similar to the device fabricated by the Texas A&M
group24'25'26
Components of the Turkman/Pettinato process flow would still be used, but the
complicated CMP step would be avoided. A trench would still need to be etched through
alternating layers of refractory metals and oxide, but the strict anisotropic requirements
would be much less. It was decided the new technology would utilize only standard
semiconductor processes currently available in RIT's fab.
Since the Turkman/Pettinato process and the IPFED process were very similar, it
was decided to try to salvage as much of their masks as possible in order to save time. It
turned out to be impractical to save the masks themselves, but their computer designs
served as a starting point for the new IPFED mask set.
5.2 Design of IPFED Mask Set
The mask set used today consists of nine layers. Six of the layers are for the
IPFED device itself, the other three layers are to encapsulate each IPFED pixel in its own
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vacuum chamber. Three major types of devices were designed into the mask set. The
first is the Diode device. This is a very simple device consisting of the phosphor anode,
and thin, metal cathode. Between the two films is a dielectric layer (<l^m). The diode
can be constructed by using only masks 1, 2, 3, and 5.
The second type of device designed into the mask set is the triode. A triode is
essentially a diode with a control gate added on the top of the trench. The triode is a three
terminal device. Layers two through six for a triode are pictured in appendix B. The
diode mask set looks identical to the triode mask set except that layer four is excluded.
For this reason, no mask set for a diode is included in the appendix. There are a variety of
diodes and triodes designed into the mask set. The differences for the various devices
come in the form of device geometries. The width of layer two (the cathode), layer four
(the gate), and layer five (the trench) are all varied to determine the effects of different
device geometries on performance. To convert Turkman and
Pettinato'
s diodes and
triodes to the IPFED process two layers combined into one and one layer needed to be
slightly modified.
The other type of IPFED device on the mask set is the array. Both 10X10 and
100X100 arrays were designed into the mask set. The arrays use the same layers as the
diodes and triodes, they are simply designed to have addressable pixels. A close-up of the
mask set for a 10X10 array and a full 10X10 array are both included in appendix C.
In addition to IPFED structures, process monitors were included in the design.
These process monitors include, van der pauw structures for monitoring the sheet
resistance ofthe gate and cathode layers, via contact resistance monitors, and capacitors.
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The first masking layer consists of just the alignment marks and verneers for the
die. Layer two is known as the "etch
stop"
layer. This layer was not part of the original
design, but was added about six months after the layers three through six were produced.
Layer three is the layer which patterns the
IPFED'
s emitter (cathode). Layer four is a via
which allows access to the cathode layer. Layer five is the layer which patterns the
control gate. Layer six is the layer which defines where the IPFED's trench will be. After
the re-design of the Turkman/Pettinato mask sets, the masks were submitted for
manufacture and some basic research into the IPFED process flow was conducted.
5.3 The Use ofTZO in the IPFED
The FED researchers from Texas
A&M24
doped thin film zinc oxide with tungsten
and aluminum and observed a spectral shift in the cathodoluminescent output of the doped
ZnO. After obtaining experimental detail directly from the authors of the Texas A&M
papers, similar, but much greater, spectral shifts were reproduced at RIT. In addition,
refractory metals other than tungsten were used to dope thin film zinc oxide. The result of
doping the thin film ZnO with tantalum was a cathodoluminescent (CL) phosphor with a
peak output of 410 nm and a visible cathodoluminescent response with only 10V of
electron acceleration voltage! Further analysis revealed the new CL phosphor to be
Ta2Zn308. The phosphor had never been synthesized before and was therefore
reported16
The phosphor is now known as tantalum zinc oxide or TZO for short. Thin film zinc
oxide requires quite a bit more electron acceleration energy to achieve a visible CL
response than TZO. For this reason and the fact that the chromaticity of the new TZO
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was better than that of standard zinc oxide, it was decided to incorporate thin film TZO
into the IPFED device structure, rather than the standard thin film ZnO.
In order to incorporate TZO into an IPFED structure, more needed to be known
about TZO's properties. Since TZO was a new material, a good deal of experimentation
was necessary to determine how it would react to standard semiconductor processing. It
was found that if the material was synthesized, then exposed to an SF6 rf discharge, its
cathodoluminescent properties would become greatly diminished if not extinguished
completely. The longer the exposure to the plasma, the less the TZO would
cathodoluminesce. The same diminished CL response was true for etching in a CF4/H2
plasma, a CHF3/He plasma, rinsing in deionized (DI) water, or etching in buffered
hydrofluoric (HF) acid. Since the TZO would be at the bottom of the trench etched
through alternating layers of refractory metals and insulators (oxide), the TZO would need
to stand up to some amount of plasma overetch, yet retain its cathodoluminescent
properties. A unique solution was found to overcome this problem.
Tantalum zinc oxide (TZO) is formed by depositing -300A of sputtered tantalum
on top of at least 3000A of zinc oxide, then heating the materials to ~1200C. In
experiments, it was found that the TZO can be formed either in a tube furnace for a short
(15 min) soak at 1 125C, or in a rapid thermal processor (RTP) at 1200C for 10 seconds.
The latter process being more simple from an equipment and time usage point of view, it
was, and still is, the preferred method of forming TZO.
The last layer of material to etch in the trench is the oxide which separates the
phosphor anode from the refractory metal cathode. The Turkman/Pettinato process
utilized a CHF3/He plasma to etch this last layer. In order to incorporate the TZO into the
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device structure, it was decided not to form the TZO until almost the last step of the
process. Since tantalum etches very slowly in a CHF3/He plasma (~80A/min), and the
TZO is formed by sputtering Ta on top of ZnO then reacting the two, it was decided to
utilize the Ta as an etch stop for the trench etch.
5.4 Initial IPFED Process Flow
A pioneering process flow was formulated and is shown (Fig. 8). The process
began with prime, conductive, P+ wafers. Next, approximately one micron of thin film
zinc oxide was sputtered on the wafers. On top of this was sputtered 300A of tantalum.
Next, the insulator, Low Temperature Silane Based Oxide (LTO), which separates the
phosphor anode from the metal cathode was deposited. The LTO is deposited in a
horizontal tube furnace at 400C, ~260mT, in an ambient of SiH* and O2. After this, the
cathode metal (in the first few lots the cathode metal was Ta due to a lack of other
suitable cathode materials) was deposited and patterned. Another insulating layer (LTO)
was deposited which formed the barrier between the control gate and the cathode. A via
was etched down to the cathode contact pads. The gate material (another refractory
metal) was sputtered and patterned. The gate material served both as a gate and to plug
the via to the cathode. Finally, the trench was etched with alternating SF6 and CHF3/He
plasma etches. The Ta, which was on top of the zinc oxide allowed a small amount
(~2min) ofoveretch at the end of the trench etch. Once the trench was completely etched,
the wafer was placed in buffered HF acid to isotropically etch the LTO layers which
separate the anode and cathode, and the cathode and control gate. The isotropic etch is to
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Fig. 8 - Initial process flow for IPFED device, (a.) After
deposition of all layers and patterning of the emitter layer, (b.)
After deposition and patterning of LTO#l layer, (c.) After
deposition and patterning of gate layer, (d.) After trench etch.
(e.) After buffered oxide etch to recess the emitter and gate.
an oxygen plasma, then the whole wafer was put in the rapid thermal processor for ten
seconds at 1200C in order to react the Ta and ZnO to form the cathodoluminescent TZO.
As with all new process flows, problems surfaced with the first lots to be put
through the new IPFED process. The front end fabrication steps (the metal and insulator
depositions) were relatively trouble free with the exception of the LTO depositions. The
LTO RIT's LPCVD produced was, and still is, very non-uniform. On a four inch wafer,
the deposited oxide is relatively uniform in the middle of the wafer only if great care is
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taken. No matter how much care is taken, the LPCVD always produces thicker oxide in a
ring extending approximately 1cm around the edge of the wafer. The oxide thickness
around the outside ring can be as much as 200% thicker than the inside of the wafer. The
thick LTO ring causes zero yield around the edge of the wafer. Die produced in the inside
of the wafer are generally good.
5.5 Etching in the Plasmatherm RIE
Etching of the Ta used on top of the ZnO, as a cathode, and as the gate material,
was very simple and successful using the process developed by Turkman and Pettinato. A
recipe consisting of 13 seem SF6, lOOmT pressure, and 100W of power in RIT's
Plasmatherm RIE was used to successfully etch the Ta layers. The LTO layers did not
need to be etched in the front end of the process flow. Note that the front end of the
process refers to all steps before the trench etch.
The problem ofetching the trench through the layers ofalternating metal and oxide
remained from the Turkman/Pettinato process flow. A solution to this problem needed
desperately to be developed. Approximately three quarters of the wafers which went
through the trench etch in the Plasmatherm RIE ended up with a thick black polymer on
them. In addition, with all of the steps involved in the trench etch, processing one wafer
took almost an entire day on the Plasmatherm RIE to complete. The time spent versus the
yield on the wafers produced was unacceptable even in a research environment. The
process for etching a trench was as follows; after patterning the trench, etch the top layer
of metal in an SFe plasma (13 seem SF6, lOOmT, 100W), switch the Plasmatherm RIE
chamber over to a CHF3 and He plasma (lOOsccm CHF3, 200sccm He, 200mT, 100W ) in
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order to etch the oxide separating the control gate and the cathode. Switch back to the
SF6 plasma to etch the cathode metal, switch back to the CHF3/He plasma to etch the
oxide between the cathode and the anode, then stop the etch so that not too much Ta is
etched away. Every switch between the SFe and the CHF3/He plasma took about fifteen
minutes. It was also necessary to remove the wafer from the etcher and inspect the wafer
after each etch to insure each layer had been fully etched (the Plasmatherm RIE is not
loadlocked). In order to facilitate the trench etching process, it was decided to continue
to perform the SF6 metal etching in the Plasmatherm RIE, but to switch the oxide etch to
RIT's GEC plasma cell. The GEC plasma cell is an in-house built diode type reactive ion
etcher.
Problems with the deposition of polymer were still being encountered. It was
believed at the time, that the polymer was a result of too much carbon in the CHF3/He
etch process. The carbon should have coated the sidewalls of the trench, causing the etch
to be highly anisotropic. The polymer should have been removed on all horizontal
surfaces. The horizontal surfaces include the bottom of the trench and the top of the
wafer. It was believed that the plasma chemistry was unbalanced so the carbon was
coating both vertical and horizontal surfaces of the wafer. When the oxide etch was
switched to RIT's GEC plasma cell, it was decided to use a chemistry where the exact
amount of carbon in the plasma could be controlled.
5.6 CF4/H2 Etch Development for the GEC Cell
An oxide etch was developed in the GEC plasma cell which used CF4 and H2
gasses. The use of these gases permitted the precise control of the carbon content of the
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plasma. The carbon content of the plasma is very important. If the carbon content is too
high, a polymer will be formed on all surfaces in the etch chamber. No etching of oxide or
any other material will take place. If the carbon content of the plasma is too low, the
anisotropic component of the etch will be lost. If the carbon content of the plasma is
perfectly balanced, the rate of polymer deposition on all surfaces will be constant, but on
horizontal surfaces the ion bombardment from the plasma will etch the polymer away
faster than it can be deposited. On vertical surfaces, such as the sidewalls of a trench,
polymers will be deposited, but due to the mostly vertical nature of the ion bombardment
in the plasma, the plasma will not be able to etch the polymer away as quickly as on the
horizontal surfaces. This phenomenon is utilized to achieve perfectly anisotropic trench
side walls.
The carbon content of a plasma is measured in a ratio of fluorine to carbon atoms
(F/C ratio). The higher the F/C ratio, the lower the carbon content and the more the
plasma will etch. If the F/C ratio is low, i.e. 1/1 or 2/1, the plasma will likely not etch the
wafer at all, but instead deposit carbon on all etch chamber surfaces (including the entire
wafer). As can be seen (Fig. 9), adding hydrogen to a plasma consisting of CF4 reduces
the F/C ratio and will cause more polymerization. Using pure CF4 without any hydrogen
should produce a plasma which does not polymerize at all. Although the F/C ratio has a
lot to do with whether or not the plasma will deposit polymers on the wafer, it is not the
only factor involved.
Factors such as the power applied to the electrodes to strike the plasma, gas flows,
materials being etched, and chamber pressure will also affect whether or not the plasma
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Fig. 9* - Graph indicating the effect of adding hydrogen and oxygen to carbon an
fluorine containing plasmas.
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bombarding species on the surface of the wafer. Higher energy etching species will
remove deposited polymers more quickly than lower energy species. By the same token,
the lower the chamber pressure, the greater the mean free path of the etching species and
the greater the energy at which the etching species will arrive. Therefore, a lower
chamber pressure translates into higher etching species energy at the surface of the wafer
and faster removal ofdeposited polymer.
The polymer needs a source of carbon to feed its deposition. High gas flows may
speed the polymer deposition by providing a good source of carbon. A better source of
carbon, however, is the wafer itself. Carbon is liberated from the photoresist used to mask
the wafer, then redeposited in the form of a carbon polymer. All of these factors were
considered in developing a new oxide etch for the GEC plasma cell.
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In order to minimize the factors involved in developing a new oxide etch for the
GEC plasma cell, the pressure and power were fixed at lOOmT and 60W respectively.
The CF4 flow was fixed at 28sccm. The only factor which was varied was the amount of
H2 flow. Dummy wafers with deposited LTO were placed in the GEC cell and etched in a
plasma of 28sccm CF4, lOsccm H2, lOOmT and 60W. This plasma contained 26% H2.
This plasma did not etch the wafer at all. It only deposited a thick, dark polymer, similar
to the one observed during the trench etch in the Plasmatherm RLE.
Next, a plasma containing 5seem H2 (15% H2) was attempted. All other factors
remained constant. Another dummy wafer was etched. This time the wafer appeared to
etch successfully. An oxide etch rate of430A/min was found as the average of three runs.
When this etch was used with a patterned wafer however, the carbon from the photoresist
caused excessive polymerization. Scanning electron micrographs (SEMs) taken of the
patterned wafer etched in this plasma are shown (Fig. 10). Note stringers, which seem to
go from one wall of the trench to the other. On top of the stringers is the actual polymer.
The polymer appears to be a darker
"frosting"
type layer on top of the stringers. There is




is formed when there is an imperfection in the wafer such as a particle
or large bump. The polymer begins to form on the sidewalls of these particles or bumps
and reduces the etching of the bumps. This plasma was strong enough so the etch rate on
horizontal surfaces was slightly faster than the polymer deposition rate. Thus, the
particles or large bumps on the wafer surface were enhanced by the etching process and
the
"grass"
was formed. Obviously, 5sccm H2 (15%H2) in the plasma was too much.
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Fig. 10 - SEM showing the results of etching a patterned oxide wafer
in a plasma consisting of 28sccm CF4, 5sccm H2, lOOmT, 60W in
RIT's GEC plasma cell.
The third etch experiment used 1.5 seem of H2 in the GEC oxide etch plasma.
This corresponds to a hydrogen content of 5%. No easily detectable (by optical
microscope or SEM) polymerization occurred on either the dummy LTO wafers etched in
this plasma or on the patterned wafers. A highly anisotropic etch was produced which
yielded virtually
90
side walls. The problem with using 1.5 seem of H2 in the GEC
plasma cell is the control over the gas flow. The hydrogen mass flow controller (MFC)
on the GEC plasma cell is a 50 seem maximum flow unit. To get this unit to flow exactly
1.5 seem takes some knowledge of the system. Both the mass flow control unit and the
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mass flow controller must be calibrated. This process takes approximately 20 minutes and
is detailed in appendix D. Also, the hydrogen delivery pressure must be lowered to
between zero and five PSI. Not calibrating the MFC and MFC controller or not lowering
the delivery pressure on the hydrogen will cause the hydrogen flow to either read
incorrectly or to fluctuate wildly. Either condition is unacceptable since the rate of
polymerization is highly dependant upon the flow rate of the hydrogen.
The final GEC plasma cell oxide etch process was 1.5 seem H2, 28 seem CF4,
60W, lOOmT. This etch will etch oxides (thermal, LTO, or sputtered quartz) at a rate of
between 370 and 430A/min. It will etch photoresist at approximately 250A/minute.
5.7 Lack of a SuitableMask for the Trench Etch Process
Having a metal etch process for the Plasmatherm RIE and an oxide etch process
for the GEC cell seemed to work very nicely. The trench etch process was sped up quite a
bit. The polymerization which was seen was also no longer present. One major problem,
which continued to plague the trench etch process, was the loss of the masking photoresist
as the etch progressed.
The SF6 plasma in the Plasmatherm RIE etched Ta at approximately 500A/min,
oxide at approximately 700A/min, but etched photoresist at about 2000A/min. Two SF6
etches with a minimum of five minutes of combined SFe etch time was necessary to
completely etch a trench for the IPFED devices. Between the two SF6 etches was a four
and a halfminute oxide etch which etched photoresist at about 250A/min. The last part of
the trench etch was an oxide etch which etches the LTO between the cathode and anode
(bottom of the trench). The thickness of this LTO was approximately \\im. At an oxide
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etch rate of ~400A/min this step alone took 25 minutes and consumed over 6000A of
oxide. Shipley 812 photoresist was being used to mask the trench. Even at very slow spin
speeds the thickest this resist could be evenly coated is approximately 1.6|im (16,000A).
Under the best of conditions, the trench etch would consume at least 1.75(im of
photoresist. A thicker resist was needed for the trench etch but would take some time to
acquire. In the meantime, work was performed in several other areas to increase the dry
etch resistance of the photoresists available.
5.8 UV Bake Crosslinking
Several processes were attempted to decrease the etch rate of
diazonaphthoquinone (DNQ) novolac resists in the SF6 and CF4/H2 plasmas. The first was
a UV bake process. When DNQ novolac resist is exposed to ultra violet (UV) light and
simultaneously heated, the photoresist will crosslink. Crosslinked resist is more stable
than non-crosslinked resist. Specialized processing equipment, which incorporate a
hotplate and a flood exposure system, is produced by several companies to perform the
UV crosslinking, but this equipment costs tens of thousands of dollars. Some simple
experiments were performed using hotplates and a UV flood exposure system to try to
duplicate the results of the expensiveUV crosslinking systems.
To crosslink the resists, an experiment involving ten wafers was performed. Two
photoresists were utilized
-
Shipley 812, and AZ5214-E photoresists. Both resists are
DNQ novolac resists. Shipley 812 resist is a standard positive resist while AZ5214-E can
be used both as a positive and as a negative resist. AZ5214-E is designed to be much
easier to crosslink than Shipley 812 resist, thus its inclusion in the experiment. The
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Wafer# - Experimental Conditions Etch Rate of resist in SF6
Plasma1
(A/min)
Wafer 1 - Coat* Shipley 812 - Control Wafer. 2114
Wafer 2 - Coat* Shipley 812, 2 min exposure on kasper contact
aligner, 120C bake 90 sec hotplate, expose 1 min on kasper.
2159
Wafer 3 Coat* Shipley 812, 2 min exposure on kasper contact
aligner, 140C bake 90 sec on hotplate, expose 1 min on kasper.
2112
Wafer 4 - Coat* Shipley 812, 2min exposure on Kasper contact
aligner, 24 hour bake in convection oven, 120C
1955
Wafer 5 - Coat* Shipley 812, 24 hour bake in convection oven,
120C
2017
Wafer 6 - Coat* AZ5214-E - Control Wafer 2204
Wafer 7 - Coat* AZ5214-E, 2 min exposure on kasper contact
aligner, 120C bake 90 sec hotplate, expose 1 min on kasper.
2064
Wafer 8 - Coat* AZ5214-E, 2min exposure on kasper contact
aligner, 140C bake 90 sec on hotplate, expose 1 min on kasper.
2086
Wafer 9 - Coat* AZ5214-E, 2 min exposure on Kasper contact
aligner, 24 hour bake in convection oven, 120X1
1905
Wafer 10 - Coat* AZ5214-E, 24 hour bake in convection oven,
120C
1943
Spin on resist 4000RPM, 45 sec, bake 100C, 45 sec, hotplate
TSF6 plasma consists of210mT, 31sccm SF6.40W, 3 minutes
Table 2 - Conditions and results from UV bake crosslinking experiments.
conditions for the cross linking experiment are shown in table 2. Table 2 also shows the
results of the crosslinking experiment. The etch rate of all ten wafers remained essentially
unchanged after all of the processing. Due to equipment constraints, none of the wafers
could be simultaneously baked and exposed to UV light. Both conditions performed on
the wafers simultaneously are apparently necessary to crosslink the resist. This UV
crosslinking idea was abandoned.
5.9 Formaldehyde Crosslinking
Another process was attempted in order to decrease the etch rate of the DNQ
novolac resists while dry etching. Formaldehyde cross linking was attempted. It has been
reported that DNQ novolac resists can be crosslinked by using the following process29; A
1 molar solution of CH20, 5 molar solution of HC1 is prepared. Patterned, DNQ
photoresist is submerged in the CFfeO/HCl solution for anywhere between 3 and 10
minutes at 85-90C. The wafer is rinsed immediately in warm (60-70C) water to remove
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Wafer# - Experimental Conditions Etch Rate ofresist in SF6
PlasmaT
(A/min)
Wafer 1 - Coat* Shipley 812.
- Control wafer 2144
Wafer 2 - Coat* Shipley 812, soak for tenminutes in
formaldehyde solution (90C), rinse (70C), etch.
2294
Wafer 3 - Coat* Shipley 812, soak for six minutes in
formaldehyde solution (90C), rinse (70C), etch.
2275
Wafer 4 - Coat* AZ5214-E - Control wafer 1951
Wafer 5 - Coat* AZ5214-E, soak for sixminutes in
formaldehyde solution (90C), rinse ^O^), etch.
2107
Wafer 6 - Coat* AZ5214-E, soak for tenminutes in
formaldehyde solution (90C), rinse O0C% etch.
2059
Spin on resist 4000RPM, 45 sec, bake 100C, 45 sec, hotplate
TSF6 plasma consists of210mT, 31sccm SF6, 40W.
Table 3 - Experimental conditions and results from formaldehyde cross-linking experiment.
CH20 self condensates. The exposure to the formaldehyde should crosslink the
photoresist and make it more difficult to etch in the plasma environment.
The formaldehyde treatment was performed on six wafers. Again AZ5214-E
photoresist was added to the experiment. The experiment and its results are summarized
in table 3. As can be seen, the etch rate of the photoresist in all four cases is unchanged
when exposed to an SF6 plasma. The formaldehyde crosslinking idea was abandoned.
5.10 Tri-LayerMasking Process
A tri-layer masking process was also attempted to combat the problem of resist
erosion during the long trench etch. The tri-layer process consisted of spinning on a layer
of Shipley 812 photoresist, baking at 100C for 45 seconds, then hardbaking it at 175C
for 5 minutes. Next, approximately 2500A (1 pellet) ofAl was evaporated on top of this
bottom layer of resist. A third layer of material, another layer of photoresist was
deposited on top of the Al by spinning on at 4500 RPM then baking at 100C for 45
seconds. The top layer of resist was then exposed and developed. The aluminum was
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etched in Al etch at 50C for 20-30 seconds. Lastly, the bottom layer of resist was etched
in the GEC plasma cell with 15sccm 02, 50mT, 60W ofpower for 7min 20 seconds.
After the tri-layer process was patterned, the wafer was exposed to the
Plasmatherm SF6 metal etch process (SF6 will not etch Al). The idea was to have the Al
act as a mask for this etch. Unfortunately, the Al simply peeled up. Three wafers were
tried in all. In each case the Al either peeled up in the pure O2 plasma or in the SF6
plasma. The tri-layer masking process was therefore abandoned. The only viable process
for masking the trench etch seemed to be to use a thicker photoresist.
5.11 ASPR528 Thick Photoresist
A thick photoresist called OGC ASPR528 was obtained. A 2.9^im coating of this
resist can be easily achieved by spinning the resist on at 4500RPM, pre-baking at 115C
for 60 seconds, using a 1 second exposure on RIT's GCA stepper
(250mJ/cm2
exposure)
and developing in Shipley 321 developer for approximately 90 seconds. OGC claims a
greater than
80
sidewall angle even at these thicknesses. This photoresist was used to
replace Shipley 812 photoresist for the trench etch step only. Since ASPR528 is a DNQ
novolac resist, just like Shipley 812 photoresist, the plasma etch rates of the two resists
are virtually the same. Due to ASPR528's thickness however, it is able to stand up to the
trench etching plasmas for a greater amount of time.
5.12 SF6 Etch Disruption by Chlorine Chemistry
The trench etch process was up and running nicely on dummy wafers. A device
wafer lot was started which utilized these processes. As this device wafer lot was being
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processed, another researcher at RIT began to use chlorine chemistry in the Plasmatherm
RIE, even though the Plasmatherm RIE's is not designed for this type of processing. The
chlorine in the Plasmatherm RIE disrupted the SF6 etch processes which were developed
for that tool. The SF6 Tantalum etch, which had never caused any problems, suddenly did
not work. The interior of the Plasmatherm etch chamber showed deposits which had
never been there before. When the SF6 tantalum etch process was run, no etching would
take place. Instead, the strange deposits from inside the chamber seemed to be
redeposited on the wafer surface. It was decided to abandon the Plasmatherm RIE
altogether and run both the SF6 metal etch and the CF4/H2 etch in the GEC plasma cell.
5.13 Development of an SF6 Etch in the GEC Plasma Cell
Development of a uniform SF6 etch process was begun in the GEC plasma cell.
This etch was to etch Ta as anisotropically, and as uniformly across the wafer as possible.
To produce an anisotropic etch without sidewall passivation (from polymers) it is
necessary to have a high mean free path for the bombarding ions. Ions are accelerated by
vertical fields within the etcher. The vertical fields cause the ions to be accelerated
vertically, etching only surfaces which are perpendicular to the fields (the horizontal
surfaces). If there is a low mean free path, ions, through elastic collisions with each other,
will obtain an amount of horizontal kinetic energy. This horizontal kinetic energy will
allow the ions to bombard the sides of trench walls, thus producing a more isotropic etch.
A high mean free path is obtained by using very low pressures. The disadvantage to using
very low pressures in a plasma is there are less ions to bombard the surface of the wafer.
Less ions translate into a lower etch rate.
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In order to keep both the etch rate and the mean free path of the ions high, it is
necessary to use a plasma with low pressure and high power. An SF6 plasma was
attempted in the GEC plasma cell which used the following conditions; 20sccm SF6, 60W,
120mT. This plasma etched Ta successfully, but was highly non-uniform. It was decided
to conduct a designed experiment to develop an anisotropic, uniform etch for Ta in the
GEC plasma cell.
BBN Domain Solution's software program RS/1 was utilized to assist in the
designing and analyzing the experiment. A full factorial experiment with one centerpoint
was designed. The factors in the experiment were GEC cell power, pressure, and gas
flow. The ranges of the factors were 20 to 40W, 100 to 250mT, and 10 to 50sccm
respectively. The response of the experiment was across the wafer uniformity.
An assumption was made which presumed a specific etch process would etch all
materials the same from a uniformity point of view. This assumption allowed the
uniformity of an etch process to be measured on an easily deposited and easily measured
material such as photoresist. If the etch process etched photoresist uniformly, it would
presumably etch tantalum uniformly (this assumption later turned out to be correct).
Photoresist was also an excellent material to use for the experiment because of its
extremely uniform coating. Uniformity across a wafer was determined as follows; After a
wafer was etched as prescribed by the designed experiment, the thickness of the
photoresist would be measured at seven points on the wafer. The standard deviation of





function in Microsoft excel). The standard deviation (uniformity) of the seven points on
each wafer was the response for the designed experiment.
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Fig. 11 - (a.) Main effects ploi for SF6 uniformity experiment in the GEC plasma cell, (b.) Contour
plot from SF6 uniformity experiment. The zero contour indicates a uniform etch.
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It was necessary to distinguish whether a wafer was etching more quickly on the
inside of the wafer or on the outside of the wafer. Two wafers might have the same
standard deviation but one may etch faster in the center than on the outside and the other
wafer may etch faster on the outside than in the center of the wafer. To distinguish the
two conditions, a negative or positive sign was added to the standard deviation data. If
the wafer was etching faster on the inside of the wafer, the standard deviation data for that
wafer would be negative.
The data was input into RS/1 and analyzed. The raw data, interaction plots, and
several important response surfaces from the experiment are shown in appendix E. The
main effects plot for the uniformity experiment is shown (Fig. 11a). The steeper the line in
the main effects plot, the more important the factor is in controlling the uniformity
response. It can be seen that GEC cell chamber pressure during etch is the most dominant
factor, followed by forward power. Gas flow has the smallest effect on uniformity. A
useful response surface is shown (Fig. 1 lb).
The contour lines on the response surface in Fig. lib are drawn from the
experimental models produced by RS/1. The zero contour line indicates an etch condition
with perfect uniformity. From this interaction plot it is apparent that many etch conditions
will result in a uniform etch. In order to achieve anisotropy however, it is necessary to
operate at the highest power, and lowest pressure possible. The response surface in Fig.
1 lb is at a gas flow of 30sccm of SF6. This plot indicates that at a power of 40W, and
pressure of approximately 220mT, a uniform etch process exists. These conditions
represent the highest power and lowest pressure conditions in the experiment which
produce a uniform etch. If the response surface is interpolated, it appears a uniform etch
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process is possible at an even higher power. Another experiment may reveal this to be
true, but to be cautious and save time, an etch process consisting of 40W forward power,
210mT pressure, and 31 seem of SF6 flow was adopted.
The etch developed in the designed experiment uniformly etched photoresist but
had not been proven to etch tantalum or any other material successfully. Three test wafers
were prepared to check if the new GEC plasma cell process would etch tantalum
uniformly. The wafers were prepared by first growing 5000A of oxide on bare silicon
wafers. Next, 1000A of Ta was sputtered on top of the oxide. A striped photoresist
pattern was then patterned on top of the tantalum. All three wafers were etched in the
GEC cell chamber using the newly developed SF6 plasma process.
5.14 Visual Endpoint Detection in the GEC Plasma Cell
The GEC cell chamber possesses two large viewing ports. As the patterned
tantalum wafers were being etched, it was possible to visually endpoint the etch. An easily
perceived color change occurred on the wafer when the tantalum was fully etched away,
exposing the underlying oxide. This method would of course not work when only small
areas of tantalum were being etched, but for gross etches, visual endpointing turned out to
be an effective, reliable, and very simple method of endpoint detection. Visual endpoint
detection, as well as subsequent measurements on the three wafers etched in the SF6
plasma, indicated the new SF6 process etched tantalum as uniformly as photoresist.
5.15 SF6 -CF4/H2 Polymer Problems
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At this point in time, both the oxide etch process and the metal etch process had
been successfully moved from the Plasmatherm RIE to the GEC plasma cell. A new lot
was started from scratch which utilized solely the GEC cell for all of its etch processes.
The front end of the process progressed perfectly. The lot reached the point of the trench
etch. The thick OCG ASPR528 photoresist was spun on and successfully patterned with
the trench mask. As the alternating oxide and metal etch steps progressed however, a
polymer began to form on the wafers again. Each etch worked successfully individually,
but when the two processes were performed close to each other in a time frame, the etch
process would fail. Seeking advice from Intel etch engineer, Randy Romero (fab 7), and
RIT professor Kathy Hessler, it was discovered SF6 plasmas and Carbon/Fluorine
containing plasmas have historically had problems being performed in the same chamber.
5.16 Cleaning ofGEC Cell Chamber Prior to CF4/H2 Etching
It was suggested by Mr. Romero that, if the chamber had been used for an SF6
plasma, the chamber be thoroughly cleaned before performing a CF4/H2 plasma. The
cleaning method suggested was a DI water wipedown of all surfaces in the chamber
followed by an oxygen plasma, then seasoning of the chamber.
The cleaning process was slightly complicated by the fact that on RIT's GEC
plasma cell each mass flow controller (MFC) is shared by two gases. It so happens that
SF6 and CF4 both share one mass flow controller. To accommodate this fact, a gas purge
step was added to the cleaning process. If the chamber were being switched over from
SF6 to CF4, the CF4 gas would be allowed to run for approximately five minutes.
61
After the gas purge, the chamber would be wiped down with chem-wipes, damp
with DI water. Deposits could easily be seen being picked up by the surface of the
chem-
wipes. The wipe down was performed until the chem-wipes turned up clean (this
generally only took two chem wipes).
No parameters were given by Mr. Romero for the oxygen plasma since every
chamber is slightly different. A process consisting of 50sccm O2, 400mT, and 100W was
adopted.
Mr. Romero's final suggestion was that the chamber be seasoned for a few minutes
with the new plasma before placing device wafers in the chamber. Seasoning the chamber
consists of simply setting up a plasma with all of the appropriate conditions and allowing it
to run for a few minutes. Seasoning allows the adsorption of the appropriate gaseous
species on the sidewalls of the chamber. This adsorption naturally takes place as the etch
progresses, but the characteristics of the plasma will change slightly as the chamber
seasons itself If a device wafer is being etched as the chamber is being seasoned, it will
experience a slightly different plasma than subsequent device wafers being etched.
A cleaning process consisting of a five minute MFC purge, DI water wipedown of
the chamber, thirty minutes of oxygen plasma, then five minutes of seasoning the chamber
was incorporated into the process flow. Subsequent trench etches encountered no
problems with polymerization. The exact nature of the SFe, CF4 interaction to produce a
polymer is still not understood, but, as already mentioned, some researchers are pursuing
this
subject27'28
5.17 Endpoint Detection by Spectrometer
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Visual endpoint detection was effective during the SF6 Ta etches. Using endpoint
detection on the trench etch would be very helpful. Visual endpoint detection was ruled
out due to the very small areas being etched. Endpoint detection utilizing a spectrometer
was attempted. Different ionic species, when excited by the etching plasma, emit unique
line spectra.
A spectrometer can be used to monitor the spectral output of the etching plasma to
look for the presence, or absence of these unique line spectra. If an SFe plasma is etching
the top layer of the trench (molybdenum) it is likely to pick up the unique line spectra for
MoF6 (the etch by-product). When the plasma has etched all of the top layer ofMo away,
the spectrometer will no longer detect the line spectra for MoF6. Unfortunately, the
relatively small area of the trenches being etched produced too little etch by-products to
be detected by RIT's spectrometer. The idea of end point detection using the
spectrometer was abandoned.
5.18 First Devices to be Successfully Fabricated
A SEM of one of the first devices produced by the IPFED process is shown (Fig.
12). This device shows a knife like emitter which has been tapered by the lithography and
etching process. This knife-like emitter was presumably produced by the same process
reported on by Kanemaru and
Itoh20
As mentioned, their process transfers the low
sidewall angle of the photoresist into the emitter material, resulting in a sharp tip on the
end of the emitter. The low sidewall angle of the photoresist is produced by the isotropic
etching of the photoresist by the SFe plasma. Although it was desired in the IPFED
process to have an SF6 etch which was highly anisotropic, it is more desirable to produce a
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Fig. 12 - SEM ofFirst IPFED produced at RTT. There is no phosphor at the bottom
of the trench, just bare silicon. Note the knife edge on the emitter, and the recessed
oxide.
pointed tip on the edge of the lateral emitters which are fabricated. The GEC cell SFe trench
etch process was not modified for this reason.
5)5. 19 The Switch toMo Cathodes
Shortly after the SEM in Fig. 12 was taken, the cathode and gate material was
changed to molybdenum (Mo). Molybdenum does not oxidize as easily as Ta does and so
is a more desirable cathode material. Fortunately, the GEC plasma cell SFe etch process,
which was developed for tantalum, worked equally well for etching molybdenum, since
both refractory metals form volatile compounds in fluorine based chemistries (MoFe and
TaFs)30
The switch to molybdenum cathodes required only one process change.
It was found that when the standard wafertrac program was used to spin
photoresist onto a sputtered layer ofmolybdenum, the photoresist would lose adhesion. It
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was discovered that the reason for the loss of adhesion was the application of
hexamethyldisilazane (HMDS) before spinning on the Shipley 812 photoresist. HMDS is
normally applied as an adhesion promoter before the application of the photoresist31. The
HMDS, HN[Si(CH3)3]2, reacts with adsorbed water on the wafer surface to produce NH3,
(CH3)3SiO, and Si(CH3)3. The HMDS is supposed to reduce surface tension and promote
adhesion between the substrate and the photoresist. It is not understood why HMDS
causes the loss of adhesion between the molybdenum and the photoresist, but the IPFED
process was changed to a non-standard photoresist coating program which omits the
application of the HMDS. The adhesion problem has not surfaced again.
5.20 Switch From Alternating to Two Step Trench Etch
With the thicker ASPR528 photoresist, it was possible to simplify the IPFED
trench etch process. The alternating of the trench etch between the SF6 plasma and the
CF4/H2 plasma was time consuming and unnecessary. The SF6 plasma in the GEC cell
etchesMo at approximately 500A/min, oxide at approximately 700A/min, and photoresist
at about 2000A/min. It was decided to use the SF6 plasma to etch the top Mo gate metal
(-1000A), the LTO layer which separates the gate and cathode layers (-2000A), and the
thin Mo emitter (-300A). All three of these top layers could be etched in less than five
minutes. After these three layers were etched, the plasma chemistry could be switched to
the CF4/H2 plasma. Etching photoresist at a rate of 2000A/min for 5 min in the SF6
plasma would only consume l^im of resist, leaving almost 2\im of resist as a mask for the
etching of the remaining layer of oxide. The CF4/H2 plasma etches DNQ/novolac resist at
a rate of 250A/min. The 2\im of photoresist would stand up to almost 80 minutes of
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plasma etching under these conditions. The new trench etch process was simpler and
more robust.
5.21 Description of the Vacuum Probe Station
The "Principles ofFED
operation"
section of this paper indicated devices must be
tested in a vacuum. After the perfection of the trench etch process, the first IPFED
devices could be fabricated and tested. A vacuum probe station was constructed which
allowed for the vacuum testing of these first devices. A picture of the vacuum probe
station constructed for this research is shown in appendix F. One of the major
components of this probe station is a chamber which can be pumped to a vacuum level of
at least
3X10"7
Torr. The chamber is pumped with a roughing pump and turbo pump.
The chamber has a wire feedthrough, and three micromanipulator probes which can be
manipulated from outside the chamber.
The probes are electrically connected to the outside of the chamber via the wire
feedthroughs. The chamber has a platen onto which a whole
4"
wafer or diced chips from
a wafer can be placed and manipulated. A large focal length microscope allows the
viewing of the devices under test through a thick Plexiglas top to the chamber. The
chamber also possesses an ion gauge to measure the pressure within the chamber.
Electrical testing can be performed manually or by a computer controlled high
voltage supply. The electrical feedthroughs are rated for 700V, but the power supply will
reach 4000V. A Keithly electrometer is used to measure the currents produced by the
field emission tips after the onset of emission. The electrometer can be used manually or
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can be computer controlled. The electrometer is capable ofmeasuring down to
fempto-
amps of current.
5.22 Fabrication and Testing ofBare Si Anode Short Loop
A lot of three wafers was put through a modified IPFED process (a short loop) to
test not only the process, but the vacuum testing station, and the viability of the lateral,
FED devices. The zinc oxide layer and the 300A tantalum layer on top of the ZnO was
omitted in this short loop. The devices fabricated in this short loop were not meant to
light up, but to test for Fowler-Nordheim emission from the lateral cathode. It was also
meant to test for the transistor like action of the lateral gate. Electrons emitted from the
cathode would travel to the bottom of the device trench. The bottom of the trench would
be the P+ silicon on which the device was built. The P+ silicon is sufficiently conductive
to transport electrons away from the bottom of the trench.















Fig. 13 - Fowler-Nordheim Plot for the first molybdenum emitter IPFED
produced at RIT. The data is a "good
fit"
to the linear trendlines
(R2
value of
1.0 indicates a perfect fit).
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The fabrication of the short loop lot proceeded with few problems. The devices
were completed and placed in the vacuum probe station. In the first test, the cathode was
grounded through the electrometer in order to measure the cathode emission current. The
control gate was allowed to float. The anode (the bottom of the trench) was tied to the
output of the high voltage supply. The high voltage supply was manually controlled.
Many devices which were tested shorted out immediately. Others, when the high
voltage was applied to the anode would begin to conduct, then short out.
Current-
Voltage data was obtained from two good devices. The data was entered into a Fowler-
Nordheim plot with the results shown (Fig. 13). In the Fowler-Nordheim plot, a trendline
is drawn which indicates the data fit a straight line. The fit of the data to the linear
trendline is also shown on the graph (the
R2
value). One set of data has a fit of 0.9631,
the other has a fit of 0.9410. A perfect fit with all data points on the linear trendline
would have a fit of 1.0. Undeniably, the data fit well to the linear trendline, which
indicated the devices under test were exhibiting Fowler-Nordheim tunneling. The short
loop lot was a success. The devices were successfully fabricated, they exhibited Fowler-
Nordheim emission, and the vacuum probe station worked flawlessly.
5.23 The Need For an Etch Stop Layer
The next natural step in the research was to fabricate an IPFED device with a TZO
anode instead of a P+ silicon anode. The only untested portion of the new IPFED process
was the formation of the TZO after the completion of the trench etch. Shown (Fig. 14a) is
a cross section of the IPFED device after the etching of the trench and the stripping of the
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Fig. 14 - (a.) Cross section of IPFED device with blanket Ta on top of
zinc oxide, (b.) Cross section of IPFED device with patterned Ta on
bottom of trench (etch stop layer).
the thick LTO#0 layer. After a dip in buffered oxide etch, to reveal the gate and cathode,
the process called for a 10 second RTP to form TZO at under the LTO#0 layer.
A lot was started which would incorporate the entire process flow of the devices.
The front-end of the process went smoothly. The trench etch went as planned, with only
minor problems encountered with maintaining 1.5seem ofH2 flow on the H2 MFC. The
buffered oxide etch to recess the emitters went as planned. When the wafers were RTP'd
however, the devices were destroyed. The formation of the TZO caused the oxide
(LTO#0 layer) on top of the TZO to lose adhesion with the rest of the wafer. The devices
flaked off of the wafer. New experiments were necessary to find a solution to this
problem.
The first experiment conducted was to deposit LTO on top of several different
materials. Five thousand angstroms of LTO was deposited on top of the following
materials; thin film zinc oxide, thin film zinc oxide with 300A ofTa on top, thin film zinc
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oxide with 300A ofpatterned Ta on top. These three samples were then RTP'd at 1200C
for 10 seconds. It was found that the LTO on top of the ZnO did not lose adhesion to the
sample. The LTO on top ofTa on top ofZnO did lose adhesion to the substrate and flake
off. On the sample with LTO on top of patterned Ta on top of ZnO, the only place the
LTO flaked offwas on top of the Ta where the TZO was formed during the RTP process.
This experiment lead to a process modification.
On the device wafers, the tantalum would be patterned on top of the zinc oxide
before the deposition of the LTO#0 layer, which separated the ZnO and cathode. The
tantalum would be removed everywhere except where the trench would be etched. In this
way, there would be no TZO formed between the ZnO and the LTO#0 layer. A cross
section of an IPFED built using this new process is shown (Fig. 14b).
A new mask was designed to pattern the tantalum on top of the zinc oxide. This
mask was designated the "etch
stop"
mask, since the Ta acts as an etch stop at the bottom
of the trench. Ideally, the etch stop mask would be designed to be perfectly aligned with
the bottom of the trench walls. RIT's GCA stepper, however, is not capable of such
perfect alignment. The best alignment error that can normally be expected from this
stepper is approximately 2nm. It was also unknown how far underneath the bottom of the
trench (how far under LTO#0) the tantalum could extend without destroying the devices
during the RTP process. For this reason, when the etch stop mask was designed, several
different Ta underlap geometries were designed into the mask. On some of the devices
the tantalum etch stop layer was designed to be perfectly aligned with the bottom of the
trench. On other devices the tantalum was designed to underlap the walls of the trench by
anywhere from l\im to 5nm.
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A problem was encountered when the etch stop mask was fabricated. The
computer designed mask pattern is written by an electron beam into an electron beam
sensitive photoresist pattern on top of a chrome layer. After the e-beam sensitive
photoresist is developed, the underlying chrome is etched away in the desired areas. At
RIT, this chrome is etched by a wet process. Since wet chemical etches are inherently
isotropic, and the geometries of the etch stop mask were critical, it took three tries to
fabricate a chrome mask with the proper dimensions. The first two masks were grossly
overetched (> 5 microns).
As the etch stop mask was being fabricated, another small problem had to be
worked out. The etch stop mask would remove the tantalum under the LTO#0 layer only
in the die area. The tantalum needed to be removed in the kerf area between the die and
also around the edge of the wafer. A stepper job could probably have been written to
accomplish this task but a simpler solution was found. A IX mask was fabricated for use
in RIT's Kasper contact aligner. The mask allowed the exposure of the kerf area and
edges ofthe wafer to UV light in order to expose the photoresist in these areas. The mask
blocked the UV flood exposure to the die areas of the wafer. The photoresist above the
unwanted tantalum in the die areas of the wafer would be exposed by the etch stop mask
and the GCA stepper. Thus, a two step process was developed to pattern the photoresist
over the unwanted tantalum. First, the wafer would be stepped with the etch stop mask
on the GCA stepper. Second, the kerf area and edges of the wafer would be exposed
using the IX mask.
5.24 Fabrication ofFirst Light Emitting IPFEDs at RIT
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The third etch stop mask fabricated possessed acceptable geometries. A new lot
of wafers was processed which employed the new etch stop mask. The entire process
flow for the wafers at this point is shown in appendix G. The front-end process and trench
etch proceeded for these wafers with no problems. The alignment error between the etch
stop mask and the trench etch mask was approximately 2fim. The underlay of the Ta etch
stop varied greatly from device to device due to alignment error from the stepper and the
designed tantalum underlay on the etch stop mask.
S.25 Loss ofTa Etch Stop Adhesion to ZnO
An unexpected intermittent problem developed with some of the devices. After
the trench etch and before the RTP step is the buffered oxide etch step. The buffered
oxide etch would be performed for anywhere from 10 seconds to 60 seconds. Before the
inclusion of the etch stop mask, there were no problems with this step. With the patterned
tantalum at the bottom of the trench however, this step would cause the tantalum to lose
adhesion to the zinc oxide. A SEM of a large triode device is shown (Fig. 15a). This
SEM shows the tantalum etch stop, which has lost adhesion to the zinc oxide underneath.
This device has not yet been RTP'd. Also shown (Fig. 15b) is a device where the
tantalum had lost adhesion to the underlying zinc oxide, but had gone through the RTP
process. Fig. 15b clearly show several different aspects of the process.
Since the tantalum had lost adhesion to the ZnO, the tantalum bubble is easily seen
in these SEMs. Also seen is the boundary between where the TZO was formed and where
it was not. There is approximately a 2^m to 4^m space between the wall of the trench
and where the tantalum etch stop was patterned. After the RTP process, the TZO formed
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Fig 15
- (a.) SEM showing loss of tantalum adhesion on top of zinc oxide in the trench of an IPFED after
a buffered oxide etch procedure, (b.) SEM showing the trench of an IPFED after the tantalum had lost
adhesion to the zinc oxide underneath and the IPFED had been annealed at 1200C for 10 seconds.
only where there was tantalum on top of the ZnO. The close-ups in these pictures clearly
show zinc oxide, TZO, and pure tantalum. Where the Ta had bubbled up and the Ta was
no longer in contact with the ZnO, the TZO was not formed. The difference in
morphology between the three materials can easily be distinguished.
The bubbling of the tantalum over the zinc oxide during the buffered oxide etch
seemed to be an almost random occurrence. Experiments were performed which varied
the buffered oxide etch time, rinse time, and drying method before the RTP process. The
purpose of these experiments was to determine what was causing the bubbling up of the
tantalum. Unfortunately, no conclusions could be drawn from the experiments performed.
Individual chips were cleaved from completed wafers for analysis. Chips which should
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have been identical (they were next to each other on the wafer) exhibited different results
when the same buffered oxide etch process was performed on them. One chip would
exhibit the loss ofTa adhesion, the other one might not. Enough die did not suffer from
the Ta adhesion problem to be able to test some IPFED devices for light.
5.26 Analysis ofFunctioning IPFEDs
Shown in appendix H are photographs of working IPFED devices. The photos
were taken through the clear Plexiglas top of the vacuum probe station. The first photo is
a close-up of the device taken through the microscope which is attached to the vacuum
probe station. Most of the devices fabricated on the die are symmetric devices. That is,
there are two identical IPFED devices, one on each side of the trench. Photo #1 shows
the device on the bottom side of the trench under operation. The second photo was taken
by a hand-held camera on the outside of the vacuum probe station. It shows a similar
device under operation. Photo #2 is how the eye would perceive the pixel from photo #1.
Photo #1 clearly shows a variation in light intensity across the bottom of the IPFED
trench. Photo #2 shows that this variation is imperceptible to the human eye.
Three observations indicate the IPFED devices were functioning as they were
designed. First, although it was not possible to obtain a spectrum of the light produced by
a single IPFED device, the blue light which was produced by the devices appears to be
exactly the same color as that produced by the bulk samples of TZO (see Appendices H
and I). Second, Fowler-Nordheim plots of the I-V data produced by these devices
indicated the devices were exhibiting Fowler-Nordheim tunneling. Thirdly, as can be seen
in photo #1 in appendix H, the light, and therefore the emission, appears to be originating
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not from the entire lateral emitter, but from a single point on that emitter. The point at
which the emission appears to originate from likely is a spot at which either atomic species
was adsorbed to lower the work function of the cathode at that particular point, or there is
a sharpening of the cathode at that point. The sharpening could be from a large metal
grain, or perhaps some sort ofminiscule pointed defect on the cathode. Either occurrence
would cause Fowler-Nordheim tunneling to occur preferentially at that particular point.
A small percentage of IPFED devices worked correctly. Without the buffered
oxide etch step, however, most did not exhibit Fowler-Nordheim emission. It was
theorized that either oxide was being resputtered onto the cathode tips during the trench
etch, thus contaminating them, or the sidewall polymer being produced by the CF4/H2 etch
was coating the cathode tips. A chemical which is designed to remove polymeric films,
such as those produced by the CF4/H2 etch, was obtained.
5.27 Use ofPolymeric Residue Removing Chemicals
Ashland/ACT Chemical
Co.32
produces a series of products designed to remove
polymeric residue films. Their product line is non-flammable, non-combustible, water-
soluble, and will not etch refractory metals. Ashland/ACT recommends using ACT-935
(monoethanolamines and hydroxylamines) and ACT-SRI (dimethylacetamide) to remove
any residual sidewall polymers from a CF^ffh plasma process. The process steps involved
for using these products are as follows; Soak the wafers in ACT-935 for 5 to 20 minutes
at 60-75C. Next, soak the wafers in ACT-935 at ambient temperature for 1-5 minutes.
Then, soak the wafers in ACT-SRI for 1 minute. Follow by a DI water rinse.
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Fig. 16 - Effects of ACT line of chemicals on Zinc Oxide, (a.) Trench etched
down to the Ta etch stop before cleaning in ACT chemicals, (b.) Trench after
etching in ACT chemicals. The Ta has peeled up but obviously protected the
underlying ZnO for some time before doing so.
An attempt was made to replace the buffered oxide etch with the ACT products rinse to
order to clean the cathode tips. After the completion of the trench etch, the wafer were soaked in
ACT-935 for 10 minutes at 70C, followed by a soak in ACT-935 at ambient temperature for 2.5
minutes, a 1 minute soak in ACT-SRI, then the wafers were rinsed in DI water and spun dry.
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It was found that the ACT chemicals did not improve the emission characteristics
of the devices but succeeded in wet etching any exposed zinc oxide. The ACT chemicals
would etch the zinc oxide preferentially along grain boundaries and then would begin to
attack the grains themselves. The tantalum etch stop on top of the zinc oxide was
successful however, in protecting the underlying material as shown (Fig. 16). The ACT
product line was abandoned.
The buffered oxide etch procedure could not be eliminated from the process as yet.
More IPFED lots were produced and more studies of the buffered oxide etch process and
the RTP annealing process were undertaken. An experiment in which SEMs were taken at
the completion of the trench etch process, after the buffered oxide etch process, and after
the RTP process was performed. This experiment revealed much ofwhat was happening
during these troublesome steps.
5.28 BOE/RTP Processing Experiments
The pictures in Fig. 17 show a single triode device after the completion of the
trench etch process (Fig. 17a), after a 30 second buffered oxide dip and rinse (Fig. 17b),
and after a 10 second 1200C RTP step (Fig. 17c). The first SEM (a), after the
completion of the trench etch process, clearly shows the cathode on the sidewall of the
trench beneath the larger control gate, which is at the top of the trench wall. Slightly more
difficult to see is that the tantalum etch stop is smaller than the width of the bottom of the
trench. There is approximately liim between the wall of the trench and the tantalum etch
stop. The bottom halfof the SEM (Fig 17a) shows the emitter and gate
"artifact"
As mentioned, each trench fabricated on the wafer possesses two symmetrical
devices (except for the arrays). A self aligned gate and cathode are produced when the
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Fig. 17 - (a.) IPFED device after completion of the trench etch. Note the emitter and gate
"artifact"
(b.) IPFED device after 30 seconds of buffered oxide etch. Note the oxide is
recessed to reveal the emitter and gate, (c.) The IPFED device has been annealed at
1200C for 10 seconds. The tantalum has reacted with the zinc oxide to form TZO. The
TZO has expanded and
"crept"
up the trench wall.
trench is etched. The trench etches through the gate, through the oxide separating the
cathode and gate, through the cathode, then through remaining oxide separating the
cathode and the tantalum etch stop. The trench etch is performed in two steps, the GEC
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cell SF6 process etches through the gate, oxide, and cathode, then the CF4/H2 process
etches through the remaining oxide. During the SFe etch process, the gate and emitter
etch more slowly than the exposed oxide in the trench. This translates the relative
topography of the emitter and gate into the bottom of the trench. This topography has
been coined the emitter and gate "artifact". The artifact is present only in the diode and
triode IPFED test structures and is not present in the IPFED arrays.
The SEM in Fig. 17b is the same triode device as in 17a, but a 30 second buffered
oxide etch followed by a 10 second DI water rinse has been performed. The buffered
oxide etch has clearly recessed the LTO layers and exposed the emitter and gate. The
tantalum etch stop bubbled up very slightly, but not enough to affect the functionality of
the IPFED device. The space between the trench wall and the tantalum etch stop can be
more clearly seen at the slightly different angle this SEM was taken.
The SEM in 17c is of the same triode device but the final 10 second, 1200C RTP
step has been performed. This SEM clearly shows the lateral volume expansion of the
TZO layer. TZO occupies more space than just unreacted zinc oxide and tantalum. When
the tantalum etch stop and ZnO are reacted in the RTP to form the TZO, the TZO needs
room to expand. For some reason, it expands laterally, creeping up the sidewall of the
trench. This is obviously a problem. Even though the tantalum etch stop was more than a
micron away from the trench wall before the RTP step, the reacted TZO has expanded to
fill that gap and has expanded up the trench wall. Since TZO is a conductive material,
many of the IPFED devices are likely shorted out in this way. An engineering solution
needed to be found for this problem.
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5.29 Sputtering ZnO at RIT/lsing ZnO as an Etch Stop
Up to this point in time, RIT did not have the capability to sputter zinc oxide. This
material was being sputtered by either the University ofVermont, or a Rochester area thin
films company. A new Perkin Elmer 2400 (PE2400) sputterer remedied this situation.
This was RIT's second PE2400 sputterer. The first PE2400 sputterer is designated
PE2400#1, the second PE2400 sputterer is designated PE2400#2. The PE2400#2
sputtered ZnO from an eight inch target with no magnetron. The eight inch target and the
fact that no magnetron was used increased the uniformity of the ZnO deposition
immensely. The fact that ZnO could be sputtered in-house was also a huge benefit.
Shortly after receiving and qualifying RIT's new PE2400#2, a process was
developed which solved many of the post trench etch processing problems. Zinc oxide
acts as an excellent etch stop in both SF6 and CF4/H2 plasmas. An experiment was
performed which attempted to take advantage of this fact. A diagram of this experiment is
shown (Fig. 18) Approximately 3700A ofZnO was sputtered in the PE2400#2 onto a P+
wafer. The conditions for this process were 700W forward power, 12W reverse, 1450V
bias, 27.5sccm Ar, for 25 minutes. Immediately following the sputtering of the ZnO,
300A of Ta was sputtered in PE2400#1. The conditions for this process werel250W
forward power, 30sccm Ar, for 1.7 minutes. At this point the conditions in Fig. 18 were
followed. The wafer was cleaved in half. Halfof the wafer was
RTP'
d to form TZO, the
other half of the wafer remained unreacted (Form TZO Pre Etch). Both the reacted and
the unreacted halves of the wafer were then cleaved into three separate parts each. Three
groups were then formed, each group consisted of one reacted TZO sample and one
unreacted Ta/ZnO sample.
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Thin Zinc Oxide Etch Stop Experiment
Thin ZnO
Thickness
Etch sample for 5 min
in CF4/H2 plasma
NO YES
Form TZO Pre Etch
Fig. 18 - Experimental conditions for Thin Zinc Oxide Etch
Stop Experiment. Each numbered point represents a condition
of the experiment. The factors of the experiment are whether or
not TZO is formed before etching, whether or not the samples
are etched in the GEC plasma Cell for 5 minutes (28sccm CF4,
1.5sccm H2, 60W, lOOmT), and the thickness of zinc oxide
which is sputtered on the samples to act as an etch stop.
A very thin film ofpure ZnO was then sputtered on top of each of the three groups
(Thin ZnO Thickness). The ZnO sputtering conditions were the same for each group
(700W, 27.5seem Ar in PE2400#2) but the deposition times varied. Group one was
sputtered for 30 seconds, group two for 60 seconds, and group three for 120 seconds. No
equipment RIT possesses is sensitive enough to accurately measure such thin films, but by
extrapolating from the known ZnO deposition rate (130A/min at the stated conditions),
the estimated thickness of the films are 65A, 130A and 260A respectively.
To simulate the overetch at the bottom of the trench etch, portions of the two
samples from all three groups were subjected to five minutes of CF4/H2 plasma etching in
the GEC plasma cell. A portion of every sample from each group was retained as a
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control and not etched. The unreacted samples which had been etched were RTP'd for 10
seconds at 1200C. These, the etched TZO samples, and the control samples were all then
tested for cathodoluminescence. No way existed at the time of the experiment to quantify
the amount of light put out by each sample, therefore, results were purely qualitative.
Some definite trends were easily observed however.
None of the samples etched in the GEC cell appeared to be visually etched. It
appeared that even the thinnest of the zinc oxide layers were able to prevent the etching of
the unreacted tantalum on top of zinc oxide. The unreacted samples which had been
etched then reacted all emitted light. It appeared however, that the samples which had a
thicker ZnO layer on top were dimmer. The TZO samples which were etched had greatly
reduced light output although none of the samples were completely quenched. These dim
samples were then re-annealed for 1Osec at 1200C and re-tested for
cathodoluminescence. The samples were all bright. Again, however, it appeared that the
samples with the thicker ZnO on top were dimmer than the samples with the thinnest ZnO.
Re-annealing worked to restore the cathodoluminescent properties of the samples in all
cases.
A SEM was taken of one of the TZO samples after the 5 minutes of CF4/H2
plasma. It reveals that the plasma destroyed the surface morphology of the TZO. The
SEM is shown (Fig. 19a). A SEM was taken of the same sample after the sample was re-
annealed. The original surface morphology returned (Fig. 19b). TZO apparently has a
self-repairing nature.
5.30 Simulation ofPost Trench Conditions on TZO
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Fig. 19 - (a.) TZO after etching in the GEC plasma cell for 5 minutes (28sccm
CF4, 1.5sccm H2, 60W, lOOmT). (b.) TZO after being re-annealed in the RTP
for 10 seconds at 1200C. The TZO has assumed its original morphology.
A chip from the aforementioned experiment went through the following process to
simulate what the TZO would actually see during the chip fabrication process. After the TZO
o
was formed and 65A of ZnO was sputtered on top, the chip was then subjected to 5 minutes of
CF4/H2 plasma to simulate the overetch of the trench. After the plasma etch, the chip was
submerged in buffered oxide etch (BOE) for thirty seconds to simulate the recessing of the LTO
layers to expose the emitter and gate. The chip was then rinsed, dried, re-annealed (RTP 10 sec
1200C) and tested for cathodoluminescence. The chip luminesced brightly indicating the
procedure followed in this short experiment could be incorporated into the IPFED process flow.
The change in the IPFED process flow was as follows; after the tantalum etch stop
was patterned, etched, and ashed, the wafer was RTP'd to form TZO. On top of the TZO
approximately 75A of ZnO was sputtered to act as an etch stop. The rest of the process
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proceeds normally until after the completion of the trench etch. After the completion of
the trench etch the wafer was dipped in buffered oxide etch for 30 seconds to reveal the
cathode and gate, then was RTP'd (10 sec, 1200C) to reactivate the TZO. This
completes the formation ofa working, robust, IPFED device.
5.31 Testing Strategies for IPFEDs
Testing of the completed IPFED devices took place in the vacuum test station
constructed for this project. The IPFED process development detailed thus far spanned
over the course of approximately a year and a half. This left very little time for in-depth
testing of the devices. Some standard tests were developed and performed however.
Upon completion ofa lot, the finished die would be cleaved from a wafer. The die
are formed on <100> silicon. Since the edges of the die are fabricated parallel to the
planes of the wafer, and the wafer breaks along its planes, it was unnecessary to use a
diamond saw to dice up the wafer. A diamond tipped scribe was used to begin a cleave at
the edge of the wafer. The cleave would then propagate through the kerf of the wafer,
between the edges of the die.
Some of the cleaved die would immediately be SEMed to determine if any
abnormalities existed in the devices. At the same time, some of the cleaved die would be
placed in the vacuum probe station for testing. As mentioned briefly, one of the first tests
performed in the vacuum test station is to the IPFED devices for Fowler-Nordheim
emission. This test is performed with the emitter grounded through the electrometer in
order to measure the cathode emission current. In order to stabilize the emitter current, a
5MO resistor is put in series with the cathode. The control gate is allowed to float. The
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anode (the bottom of the trench) is tied to the output of the high voltage supply. The high
voltage supply is manually controlled for this test. A plot of emitter current vs. anode
voltage is plotted. Note that the plot has been corrected for the voltage drop across the
resistor. From the data points collected, a Fowler-Nordheim plot is produced. Both the
I-
V curve and the Fowler-Nordheim plot from one of these devices is shown in Fig. 20.
The three I-V curves all come from the same device. The results shown in Fig. 20 are
fairly typical ofmost of the IPFED devices tested.
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Fig. 20 (a) Emitter current vs. anode voltage for a typical IPFED device.
The three plots are from the same device. The plots illustrate the fluctuatio
in Fowler-Nordheim emission current (b.) Fowler-Nordheim plot of I-V
data in graph (a.). The data in measurement three was used to calculate a
and p from the Fowler-Nordheim equation.
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The emitter currents of all of the devices tested vary slightly from moment to
moment. The three curves displayed in Fig. 20 were all taken within five minutes of each
other but display emitter current variations of up to 35% at the same driving voltages.
Note that the fit of the data to the linear trendline of the Fowler-Nordheim plot changes.
This is also due to current fluctuations.
5.32 Finding a and P from the I-V Data Collected
Of the three curves shown in Fig. 20a, the third set ofI-V data shows the square of
the Pearson product moment correlation coefficient
(R2
value) to be 0.9885. This means
the data is almost a perfect fit to the linear trendline. A perfect fit to the linear trendline is
a definite indication of Fowler-Nordheim tunneling. Since the data from the third
measurement was so good, it was decided to plug this data into the Fowler-Nordheim
equation to find the field enhancement factor (p) and the effective emission area (a) of the
emitter tip.
The process for finding these factors is detailed in the 1976 paper by Capp Spindt
et
al11
Following their lead, a mathcad worksheet was created to solve for a and p. This
worksheet can be found in appendix J. The results of this calculation reveal the field
enhancement factor to be
5.1X106 cm"1'
This value is consistent with Spindt and other
researchers. The emitting area (a) was found to be only
2.68X10"19cm2
(2.68X10~3A2).
This value is well below what is reported by Spindt et al.. Spindt et al. report a values on
the order of 1.3-200X10"15cm2. The a value calculated for the emitters fabricated in this
thesis are not inconsistent with what other researchers have reported however
33, 21
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D. Jenkins has gone as far as to present a new model which better estimates the
emission area of FED
cathodes.33
Jenkins believes that the Fowler-Nordheim model
neglects electric field variations across the cathode tip and can lead to inaccurate
calculations of emission areas. Jenkins model has not yet been widely accepted. Capp
Spindt, in his 1976 paper, admits that the I-V characteristics of a FED device are "difficult
to measure with the required
precision"
to be able to accurately calculate the a and P
values in the Fowler-Nordheim equation.
5.33 Testing for Gate Control
As previously mentioned, a control gate was incorporated into the design of the
IPFED structure. The IPFED can function without the control gate, but only at much
higher switching voltages. The purpose of the gate is to add to the electric field produced
by the potential difference between the cathode and anode. The gate is generally much
closer to the cathode than is the anode (-1/10 the distance). Since the strength of the
electric field produced between two conducting materials is partly based on distance, the
gate's proximity to the cathode allows it to induce a strong electric field at the tip of the
cathode using a small potential (relative to that used between the cathode and anode).
The electric field produced by both the gate and the anode lowers the potential barrier of
the cathode and electrons begin to tunnel into free space. Some of these electrons are
drawn to the control gate, but most are drawn towards the anode.
Ideally, there would always be a potential between the cathode and anode. This
potential would not be powerful enough to induce tunneling however. The control gate
would then act to lower the potential barrier of the cathode and turn the device
"on"
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Instead of switching the device on and offwith the several hundred volt potential between
the cathode and anode, the IPFED could be switched by, perhaps a thirty volt potential
between the gate and cathode.
The geometry of the IPFED device, that is, the shape of the cathode and gate, and
their relative positions to each other, influence the degree of control the gate will have
over the electric field at the cathode tip. For this reason, electro-magnetic (EM) field
modeling was performed to determine what the best geometries would be for the IPFED
device fabricated in this thesis. The results of several different simulations are included in
appendixM.
The best geometry for the device is defined as that which produces the greatest
field at the tip of the emitter. Holding the anode to emitter potential to 250V and the gate
to emitter potential to 100V, it is evident that the best geometry for obtaining gate control
is to use a top and bottom gate. A maximum field of 1.78X10 V/cm is obtained using
this geometry. The next best condition to obtain maximum field at the cathode tip is to
have the gate below the emitter. A field of
1.74X107
V/cm is produced using these
conditions. Afield of 1.53X10 V/cm is produced when a bottom gate is used. Note that
these simulations assume a perfectly rectangular emitter and gate. From the SEMs taken
of the IPFEDs fabricated, it can be seen that both the gate and emitter have pointed tips.
This will change the maximum field produced at the cathode tip.
Ivor
Brodie10
claims that unless a field of at least 5X1
07
V/cm is produced at the
tip of the cathode, Fowler-Nordheim tunneling is not possible. The maximum field
produced in these simulations is only 1.78X10 V/cm. This field will be enhanced by other
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factors such as pointed emitters, reduced anode to cathode spacing, lower work function
cathodes, and possibly greater anode to cathode potentials.
Most of the IPFED devices fabricated in this thesis did not exhibit any gate
control. The test for gate control was as follows; Inside the vacuum test station, the
emitter is grounded through the electrometer to measure emitter currents, the anode is
positively biased to induce Fowler-Nordheim tunneling in the cathode. Once a relatively
stable Fowler-Nordheim emission current is achieved from the cathode, the gate is
positively biased with respect to the emitter. The positive bias on the gate should enhance
the field at the tip of the emitter and cause an increase in emitter current. A small change
(~30nA) in emitter current is the most that has ever been observed by biasing the gate
positive. Most of the time, when a bias is introduced to the gate, it is found that the
emitter and gate are shorted together. It is believed that the gate and emitter are either
fabricated this way, or that the emitter, shortly after the onset of tunneling, heats up to the
point that the emitter melts, and shorts to the gate. No claim of gate control is made is
this thesis.
5.34 IPFED Failure Analysis
The limited amount of IPFED devices which were tested at RIT all eventually
failed. The failed devices were analyzed to try to determine the failure mechanism. Upon
taking SEMs of the failed devices it was evident the devices failed from a combination of
factors. Several SEMs of failed devices are shown in Fig. 21. One untested device is
shown, all of the rest of the devices in Fig. 21 exhibit melted emitters and gates from high
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Fig. 21 (a.) Completed IPFED device before testing. Note this device has a P+ Si anode with no phosphor on top.
The step seen half way down the trench wall is from the fact that LTO etches more quickly in BOE than thermal
oxide, (b.) The Mo which composed the gate and emitter in this IPFED has melted, then evaporated onto the surface
of the surrounding wafer. The silicon on the bottom of the trench has also melted, (c.) A melted IPFED from the
same wafer as (a.). (d.)An IPFED device from the same wafer as (a.), after testing. The emitter and gate have melted
and dripped into the trench, (e.) A fourth melted IPFED from the same wafer as (a.), (f.) This IPFED has not only
melted, but also shorted to the bottom anode through the oxide.
The device in Fig. 21b does not have a phosphor anode. It is one of the early test
devices built only with a P+ silicon anode. The molybdenum gate in this device has
been melted then evaporated onto the surrounding wafer (note that the melting point of
molybdenum is 2610C). The silicon in the trench has also heated up to its melting point
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and flowed from the point at which the silicon was sinking electrons into the trench. It
has already been mentioned that resistance heating from momentary spikes in cathode
emission current due to either the adsorption of some low work function atomic species,
or the formation of a field enhancing bump by electromigration can cause cathodes to be
destroyed. The molybdenum emitters and gates in Figs. 21c-e are all melted from this
phenomenon.
In Figs. 21c and 2 Id, it can easily be seen that the emitter and control gate have
fused together. This fusing of the gate and emitter is likely why it has been difficult
produce any gate control on the IPFED devices. Fig. 2 Id clearly shows globules of
melted molybdenum which have dripped from the emitter and landed on bottom of the
trench. These globules could easily cause an electrical short between the emitter and the
trench.
In all of the devices, craters can be seen which were formed when the LTO
between two conductive layers has broken down. These craters are most evident in Fig.
2 If In Fig. 2 If, not only have large craters been blown in the oxide between the anode
and cathode, but the molybdenum has also been evaporated away.
5.35 Vacuum Encapsulation
As mentioned in the Principle of FED Operation section, field emission devices
need to be operated under a high vacuum. All of the completed IPFED devices mentioned
thus far have been tested in a vacuum probe station. To become a viable product, the
IPFED device needs to be placed in some sort of portable vacuum package. A simple
process which accomplishes this task needed to be developed.
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A process with three masking layers was conceived for the vacuum encapsulation
of the IPFED devices. A complete vacuum encapsulation process flow with masks is
shown in appendix K. After the completion of the working IPFED device (i.e. the trench
etch process and re-anneal of the TZO is performed) the IPFEDs are ready for vacuum
encapsulation.
A representation of the encapsulation process flow is shown in Fig. 22. The first
step of the process after the completion of the IPFED device is to pattern the wafer with
the
"encap-resist"
mask. This mask patterns a small area around the trench with a thin
layer (-l^im) ofphotoresist . After the patterning of this layer, it is necessary to decrease
the
resist'
s sidewall angle (Fig. 22a). Si02 will be sputtered on top of the resist then the
photoresist will be etched out from under the Si02- If the sidewall angle of the resist it too
steep, when the photoresist is removed from under the Si02, the Si02 may simply lift off.
The decrease in resist sidewall angle is accomplished by baking for a short time on a
hotplate.
5.35.1 Resist Reflow Experiment
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An experiment needed to be performed to determine the best bake time and
temperature to achieve an appropriate sidewall angle in the photoresist. Four dummy
wafers were prepared with simulated IPFED trenches in order to duplicate the topography
of the real IPFED wafers. Shipley 812 photoresist was spun on the four dummy wafers
and patterned with the encap-resist mask (the first mask in the encapsulation process). No
reflow was performed on one of the wafers to act as a control. The other three wafers
were baked on a hotplate for two minutes at 130C, 140C, and 150C. SEMs of the
wafers were then taken to determine what the best sidewall angle was for the






























ig. 22 - Encapsulation process developed for IPFEDs. (a.) A layer of resist is patternec
and reflowed where a vacuum chamber is desired, (b.) Quartz is sputtered on top of the
resist, (c.) A via is dry etched through the quartz, to the resist, (d.) The photoresist is
removed from under the quartz by soaking in acetone then ashing in an oxygen plasma.
(e.) The quartz via is plugged by evaporating a blanketmaterial onto the wafer surface. As
the evaporation chamber pumps down the quartz chamber will likewise be pumped down
to a high vacuum. If there are any residual gas molecules inside the quartz chamber, they
will be gettered by the plug, producing an even higher vacuum, (f) The getter/plug
material is etched away over the quartz window to allow light produced by the IPFED to be
seen.
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decided that the best conditions for reflow were 140C for two minutes.
5.35.2 Si02 Sputtering on Top ofResist
After the resist reflow, a layer of Si02 is sputtered on top of the resist (Fig 22b).
This quartz layer will eventually be what seals the IPFED in its individual vacuum
chamber. Care needed to be taken when sputtering the Si02 on top of the photoresist.
The sputtering process generates a good deal ofheat and UV light. The higher the power
the Si02 is sputtered at, the more heat is generated. If too much heat is generated it can
melt the photoresist, cause it to outgass, or to reticulate. One of the experiments
performed early on in this thesis was one which attempted a UV crosslink of Shipley 812
photoresist. The experiment was a failure because both UV light and heat are
simultaneously required to crosslink the photoresist. Ironically, both of these conditions
are present while sputtering the Si02-
If a UV crosslink process is performed incorrectly, a phenomenon called
reticulation occurs. Put simply, the photoresist wrinkles up before it is crosslinked.
During the course of process development for the encapsulation process, many wafers
were reticulated. Manywafers were heated to the point that the photoresist melted and/or
began to outgass. Quite a bit of time was spent developing a process for sputtering Si02
on top of the photoresist. To simplify the process development the only sputtering
variables which were changed were the sputtering power, and whether or not a magnetron
was used.
Sputtering variables such as gas flow, target spacing, and chiller temperature were
fixed at 30sccm Ar, 5cm, and 57F, respectively. An experiment with two sides was
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performed. Each side of the experiment would sputter Si02 on top of Shipley 812 photoresist at
powers ranging from 100 to 700W in the PE2400#2 sputterer. The only difference between the
two sides of the experiments was the whether or not a magnetron was used. The results of the
experiments were simple; without a magnetron, only powers below 200W could be used
successfully, with a magnetron, only powers below 600W could be used successfully. The
sputter rate of Si02 with a magnetron at 600W is ~400A/min. There is approximately a 30%
non-uniformity across the wafer when the magnetron is used. The sputter rate of Si02 at 200W
without a magnetron is 33A/min. It was decided that 30% non-uniformity could easily be
tolerated at this step. The process of sputtering Si02 on photoresist in PE2400#2 at 30sccm Ar,
5cm target spacing, chiller temp of 57C, and power of 600W was adopted.
ig. 23 - (a.) SEM of wet etched via after the removal of the underlying photoresist, (b.) SEM
of wet etched via before the removal of the underlying photoresist.
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5.35.3 Etching Vias Through Si02
Once the Si02 is sputtered, a small via is patterned with the "encap
via"
mask and
the via is etched into the Si02 (Fig. 22c). This via allows access to the photoresist under
the quartz. It was thought at first that these vias could be wet etched. As can be seen
from Fig. 23, wet etching the vias results in a large degree ofundercut. The process was
switched to a dry etch process using the GEC plasma cell and the CF4/H2 etch developed
for etching the LTO in the trench.
5.35.4 Removal ofResist Under SK^/Vacuum Sealing
Once the via is etched, the photoresist under the Si02 is then removed by an
acetone/plasma ashing process (Fig. 22d). Most of the photoresist can be removed by
soaking the wafer in acetone for five minutes, rinsing in DI water, then ashing for 45
minutes. The ashing process is required to remove any photoresist which may have been
crosslinked during the course of sputtering the Si02 encapsulation layer. The removal of
the photoresist creates the chamber which will eventually be pumped out and sealed.
SEMs chambers fabricated on a test wafer are found in Fig. 24.
When all of the photoresist is removed, the IPFED pixel chamber must be pumped
down and sealed (Fig 22e). Both of these steps can be accomplished in one process. An
evaporator is used to both seal the via in the quartz and to pump out the chamber. When
the IPFED device with quartz
"cave"
and open via are placed in an evaporator, the Si02
cave is pumped down to suitable FED operating pressure as the evaporator pumps down.
After a suitable thickness of material is evaporated onto the device, the IPFED is
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Fig. 24 - (a.) SEM of a test wafer after the (dry) via etch and removal of photoresist
under the quartz, (b.) Cross sectional SEM of a test wafer after the (dry) via etch and
removal ofphotoresist under the Si02. (c.) Cross sectional SEM of a test wafer after
the (dry) via etch and removal of photoresist under the Si02.
permanently sealed and under vacuum. If a reactive material such as tantalum is used to
seal the IPFED via, this material will serve to getter any residual gas molecules within the
IPFED chamber. Since each IPFED pixel has its own chamber and via plug, each IPFED
pixel has its own private getter. As previously discussed, each pixel having its own getter
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is a huge advantage over competing FED technologies which only have a getter at the
edge ofthe display.
At this point in the process, the material which plugs the chamber via covers the
Si02 window so that any light produced by the IPFED device will never be seen by the
human eye. Fig. 25 shows SEMs of a test wafer at this stage of fabrication. The third
mask in the encapsulation process is used to pattern the via plug material (Fig. 22f). The
via plug material is removed from on top of the Si02 window which encapsulates the
IPFED trench by a suitable dry etch process.
The final step in the IPFED process is to etch vias to the pads which connect the
emitter and gate to the outside world. The GEC cell CF4/H2 oxide etch process is used to
etch these vias.
CONCLUSION
A novel, Integrated Phosphor Field Emission Device (IPFED) has been fabricated
at The Rochester Institute ofTechnology for the purpose of developing a new, flat panel
display technology. Standard semiconductor processing was employed. The device
incorporates a new, cathodoluminescent, thin film phosphor (Ta2Zn30s) developed at
RIT as an anode, and a cathode consisting of a thin layer of molybdenum. The device
can be scaled from ultra high resolution (10 nm pitch or less) to standard SVGA
resolution (0.28mm pitch). Bright pixels have been observed at 200nA of current at
100V of acceleration energy. A process for the vacuum encapsulation of the devices has
also been developed but not yet integrated with the working IPFED devices. The
minimum size of the IPFED devices seems to be limited only by the current state-of-the-
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art in lithography tools. The IPFED devices fabricated could be used in a variety
of applications such as; televisions, desktop and laptop computers, automotive and
aviation displays, military displays, and virtual reality goggles.
Process developments which need to be completed before the commercialization of
Fig. 25 - SEMs of the encapsulation process after the deposition of the plug/getter
material. Note that an insufficient thickness of plug material was deposited to fully plug
the vias. A dummy wafer was used with an oxide trench but no phosphor, emitter, or
gates, (a.) Several encapsulated trenches. One of the quartz windows has popped off
revealing the underlying trench and visible plug, (b.) SEM showing the quartz windows
with getter material covering them extending out over the edge of the cleaved sample.
(c.) Cross section of encapsulated trench after the removal of the top quartz window.
The trench and plug are both clearly visible.
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an IPFED display technology include; the integration of the encapsulation process and
the working IPFED device, increased emitter current stability by the inclusion of a
resistive layer in series with the IPFED cathode, the incorporation of a working control
gate, and much reliability testing. A process flow for the IPFED device up to the point of
encapsulation is included in appendixN.
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Appendix A
Turkman/Pettinato Process Flow
NOTE - This process was abandoned before it was fully developed. Some times, mask names,
etc. are incomplete.
1. SCRIBE wafers. P-type wafers, resistivity 5-15 ficm, <100>oriented
2. Full RCA clean (HPM, rinse, HF dip, ARM, cascade rinse, spin, rinse/dry)
3 . Thermal oxidation. 1 100C, 2 1Omin, wet 02, target= 10000A
4. Photolith level 1
5. Thermal oxide etch in BOE, target, 3000A
6. ASH
7. Clean in SCI (APM), rinse, spin rinse/dry, spin dry.
8. Sputter deposit Ta on wafers, Target
= 3000A
9. Photolith level 2 -Pattern Ta
10. Dry etch Ta in Plasmatherm RIE SF6 plasma(13sccm SF6, lOOmT, 100W)
11. ASH
12. Inspect
13. Sputter Ta in CVC 601 Sputterer. Target=1200A (Power=1377W, 5mT Ar expected dep.
rate
= 213 A/min).
14. Photolith level 3 - pattern Ta
15. Dry etch Ta in Plasmatherm RIE SF6 plasma(13sccm SF6, lOOmT, 100W)
16. ASH
17. Inspect
18. Deposit Low Temperature Oxide (LTO) by low pressure chemical vapor deposition
(LPCVD), Target thickness
= 1 500A
19. Photolith level 4
20. Etch LTO in Plasmatherm RIE. Etch one wafer at time, endpoint by inspection(CHF3
lOOsccm, He 200sccm, 200mT, 100W, etch rate ofLTO
= 370A/min)
21. Electrically test the clearing of contacts and sheet resistance ofTa#l.
22. ASH
23. Inspect
24. Deposit Low Temperature Oxide (LTO) by low pressure chemical vapor deposition
(LPCVD), Target thickness
= 1000A
25. Photolith level 5
26. Etch LTO in Plasmatherm REE. Etch one wafer at time, endpoint by inspection (CHF3
lOOsccm, He 200sccm, 200mT, 100W, etch rate ofLTO
= 370A/min)
27. Electrically test the clearing of contacts and sheet resistance ofTa#l.
28. ASH resist
29. Inspect
30. Sputter Deposit 300A Ta to form emitter (CVC601 Power=1377W, 5mT Ar expected dep.
rate
= 213 A/min).
31. Sputter Deposit 150A ofCr (CVC 601 460W, 3mT Ar, Time = 45 sec)
32. Photolith level 6




36. Electrically test sheet resistance of as deposited tantalum.
37. Wet etch chrome, Use chrome photomask etchant CR4
38. Inspect
39. SputterDeposit 1750A Ta (CVC601 Power=1377W, 5mT Ar expected dep. rate
= 213
A/min).
40. Photolith level 7




44. Spin rinse and spin dry the wafers to remove particulates.
45. Deposit Low Temperature Oxide (LTO) by low pressure chemical vapor deposition
(LPCVD), Target thickness
= 3000A
46. Photolith level 9
47. Etch LTO in Plasmatherm RIE. Etch one wafer at time, endpoint by inspection (CHF3
lOOsccm, He 200sccm, 200mT, 100W, etch rate ofLTO
= 370A/min)
48. ASH
49. Sputter Deposit 5000A Ta (CVC601 Power=1377W, 5mT Ar expected dep. rate
= 213
A/min).
50. Photolith level 10
51. Dry etch Ta in Plasmatherm RIE SF6
plasma(13sccm SF6, lOOmT, 100W). Endpoint by
inspection.
52. ASH
53. Photolith level 10a
54. Trench etch - Alternate SF6(13sccm SF6, lOOmT, 100W), and CHF3/He plasma (CHF3
lOOsccm, He 200sccm, 200mT, 100W) to etch trench.
The following steps were planned but never executed
55. Deposit polyimid layer
56. Anisotropically etch polyimid layer
57. Deposit ZnO
58. ChemicallyMechanically Polish (CMP) the
ZnO
59. Remove polyimid between the ZnO plug and the
sidewall of the trench
60. TEST
Appendix B
Mask Layers for a Triode Device
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Appendix C
Mask Layers for a 10X10 Array
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Mask Layers for the Close-Up ofa 10X10 Array
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Appendix D
Operation and Calibration ofModel 258B Mass FlowMeter
3 . 1 QPERh riQN.OF
.2t?6b_l4ASJi.FLOW_
WFk
Alter proper qas ana exectricai connections nave peen maoe.*
the following orocedure snould oe used to put tne 256b into
operation.
Warm-Uj?
The 256B-25SB has a unique warm-up characteristic. -/hen
power is first applied, tne output will be positive over-
range. This is due to the fact that the 4 neatere on the
sensing tube and tne ambient heater are applying full
power . After being power eo lor a minute or so, the output
will start dropping raoidlv as the tube heaters have reached
control temperature . The ambient heater , however , takes
5-10 minutes to reach control temperature. After abou- 15
minutes from start , the instrument may be zeroed ana the
soan will read correctly. But the zero will not oe staoie
for about one nour ut will drilt negative typically ju-bO
mv). This negative drift wili continue for 'A or 3 days at a
much -reduced and ever-decreasing rate *10-bmv/aay > during
this period . ana thereafter , span is unchanged . Obviously -
this instrument should remain powerea at ail times. miways
check zero periodically to estabiisn its reliabiiity-
Zeromg *,After 1 Hour Warm-Op J
With no gas flow assured, zero tne output of the F.M. using
the zero pot as marked on the input side.
Meter Use
. and.,Appiication__ol _Gas_Correct ion_Factor
A. After zeroing, the meter will provide a 0-b VuC output
corresponding to 0-100 percent nitrogen flow of meter
rating* unless a special calibration has been called out
at the time of ordering .
B. This 0-5 VDC output should be interpreted tor other
gases, as follows:
Output x Range of x Gas Corr. Factor
<.GCF = rj.ow oiGas
5.000 F.5. Instrument Used
Example: Output = 3.22V
Range - 500 seem N?
Gas Corr. Factor iCCLa)
= u.31
Flow = 3.. 22V x bOO x . jj! = iuu seem CCLa
b.OOO
System should be properly leak checked before operation.
I
C. If interpretation oi the output- is unaesiraPle ana the
readout equipment has no QCF potentiometer, a proper input
diviaer can be constructed. <Kote: MKS Models 246, 247,
254, 257 and 260 instruments provide gas correction factor
adjustment . )
D. Use of the flow meter is now routine except that i
power
to it is interrupted, the warming oerioa should be observed
E. If a recalibration is necessary, refer to the
instructions
in Section 5.





3.2 UPHRAj.lON_ UF_ MODLL_ 2S^B_MASS_FLUW _ COM KOLLFR
These instructions are keyed to operation witn the MKS Model
246B valve, but are easily mterpretea lor use with other
similar valves.
Zeroing . Warming p cGCP) Application ^See Note 1 )
A. The methods for zeroing, warming, and GCF application
are the same for the 2S9B as for the 2S6B with one
important exception:
WARM INSTRUMENT AND sfc.1 HRO WIT h
VALVE CONNECTOR DISCONNECTED
B. When used with an MKS 246 or 247B, it is only necessary
to zero at tne indicator as tnis zeroea signal is sent
to the controller section 01 the 259B. 1 J one runs out
ot adjustment in tne readout , use tne zero pot of tne
259B.
Signal Inputvputput * See Note 2 >
A. Tne 0-5 VDC fiow signai output comes from Pin 2 of the
connector ana is referenced to Fin 12 which is signal
common.
B. Any appropriate U-5 VDC input signal of less than 20Kft
source impedance referenced to Pin 12, can be used
to supply a setpoint signal to Hin fc.
C. The 259B nas been equipped with a circuit that makes
response to a small setpoint command very rapia t<2
seconds) . At setpoints of less tnat 10*, there is a
slight overshoot. The integrated i low lor this period
of time divided oy the elapsed time <l.b seconds; will
be iess than the setpoint flow rate. If this overshoot
is narmfui to tne process, consult the factory for
disabling instructions or for modification.
I
3-3
Prevention of Osci 1 1at ion
Generally, the 259B is exceeainaly stable and test actina: How
ever , conditions nave arisen wnere oscillations oo occur . Tne
following is a discussion 02 three conditions that have heen
encountered
1. A swelling 01 the elastomer material in tne <?4& control
valve causes the armature to ciose up its air gap thus
greatly increasing the eiiective loop gain tmagnetic strenath
is a square function;. Tne cure is to oack out tne valve
seat (accessed from the base 02 the valve) as much of a
quarter of a turn . Final adiustment is made oy measuring the
valve operating voltage tuse pointed probes and a Simpson
meter at the valve connector; ana oy turning tne valve seat ,
adjust this operating voltage to 3-3. b VDC. These must ne
floating probes (neither one may be grounaea>-
CAUTION: DO NOT SHORT THEM TOGETHER, AS ThI5 WILL BLOW OUT
THE DRIVE F.E.T.
2. An incorrect choice of upstream regulator causes an osci J
-
1at ion because the time constants of tne MFC ana regulator
are similar . This has happened with ^u-bO SLM units only.
Generally a change in set pressure or cnange 01 regulator to
a larger one will solve the problem .
3. Similar to (2)- downstream pressure control mav f ignt the
f low controller . This is caused rv improperly set aain ana
pnase leaa of tne pressure 1000 , placing it verv close to
oscillation. Kestabilize the pressure loop with low on .
4. When several MFC's are gangea togetner witn their downstream
fittings teed together without regard to the pressure
developed, oscillations have occurred. This is caused ov one
MFC upsetting its neighbor ana may be stopped by reducing the
back pressure generated, or preferaoiv connecting tne f iow
controllers to a manifold 01 one inch in diameter . This
manifold adds a significant damping voiume.
5. Instability of flow may result because 03 incorrect con
troller gain setting in the 259B. Tnis is normally set
correctly at the factory, but oecause 01 unforeseen system
configuration, a decrease (CCW) may oe in order. The
adiustment is directly above the zero pot and it is marked
C.G. (controller gain) .
6. Noise or oscillations have been observea in some iow vapor
pressure applications (BCi^> This seeminglv unstable f iow
has been caused by condensation of the nouio in the aas :me
running from tne storage bottie to the MFC. Tnese
pertuoa-
tions cause the controller to hunt The solution to this





Each instrument is calibratec using nitrogen gas before shipment
for tne range maicateo on tne identification tag . If
recall-
bration is desired, the unit should be returned to the factory
uniess tne proper equipment is availaoie.* This aiso applies to
the changing of instrument range Pv changing the laminar flow
bypass.
Basic Calibration
A. The unit should be clean ana free ot contaminants < refer to
cleaning procedures) .
B. The unit must be calibrated with the cover otf in most cases,
so care should be taken to avoid drafts and/or large ambient
temperature changes during calibration .
C. Connect a source of dry gas to tne iniet of tne flow meter
and the proper cal ibretion eauipment downstream .
D. With the meter proper iy zeroed , appiy fuli-f iow as measured
by the calibration system. Aaiust span pot (single pot
on opposite side of board from zero; so meter indicates 5.000
VDC at full-rated flow.
E. Check 1/2 rated flow as measured by calibration eauipment,
output of instrument snould be 2.500V 0.5* of F.S. 1 not,
return unit for service.
Field Range Changing
Range changing may be done by an experienced calibration techni
cian only. It may not be done unless proper flow calibration
equipment is available (flow standard, resistors, decade boxes,
DVM. etc).
Consult factory for necessary procedures and equipment.




Results OfGEC Cell SF6 Uniformity Experiments
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Picture of the Vacuum Probe Station Used For Testing IPFEDs
Appendix G
Early IPFED Process Flow (Flow A)
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1. Startwith P+ Si wafers. Anode contactwill be made through the phosphor
and the conductive wafer.
2. Sputter ~5KA of ZnO on the wafer in PE#2 (AVTPE). Also sputter on 1
control chiplet with a slice of silicon on for step height measurement.
Pressure 5mt (~28sccm AR), power 700W, dep rate ~200A/min, no
magnatron, do not rotate.
3. Sputter 300 A of Ta on the device and control wafer. Use the PE2400
Sputterer (7 cm spacing, 1250W -1.7 minutes at 5mt Ar (-30 seem, use
ion gauge to adjust gas flow to result in 5mt- the hrottle valve sticks
make sure it opens)). Do not rotate the platen. Ifmore than two wafers
are in the lot, sputter for the allotted time with wafers under the target,
move new wafers under the target then sputter again. It is not necessary to
break vacuum. Unless the wafers are directly under the target a negligible
amount of material will be sputtered on the wafers. Set the control wafer
aside.
4. Pattern vemeers and alignment marks. Use Mask oxide 1 of 10 #311835.
This mask has tin foil on it masking out most of the features. Do not
disturb the tin foil. Expose using stepper job [10,l]Turkman pass 1.
5. Etch wafer in Gee Cell for 2 minutes in 31 Seem SF6, 210mt, 40W. This
recipe comes from an experimental design which varied pressure, SF6 gas
flow, and power to optimize the across the wafer uniformity. The same
recipe will be used several times in the course of the process. The next
mask set will have a single mask with the verneers, alignment marks and
etch stop on a single mask. Dip the wafers in buffered oxide etch (BOE)
for 90 sec, rinse inDI for 90 sec then spin dry.
6. Ash wafer 45 minutes to remove resist.
7. Pattern etch stop. Coat normally using wafertrac program 7,3,3. Use mask
called botphos etch stop #4 and stepper job [10,1]BUDL (and whichever
pass is listed on the mask box) to expose on the stepper. Before
developing, expose again on the contact aligner using the mask called
"etch streets". This is a IX mask to remove the Ta in the streets and
around the edge of the wafer. Place the wafer on the contact aligner and
manually align the mask on top of the wafer. The black side of the mask
should be in contact with the wafer. Open the shutter exposing the wafer
for -45 sec. Develop the wafer on the track normally. NOTE - leaving Ta
in areas other than where there will be a trench will result in destruction of
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8. Etch the patterned etch stop in the GEC cell. The same recipe is used as in
step 7 but the time is much shorter. 31 Seem SF6, 210mt, 40W. The time
will be -30 to 45 seconds. This etch can and should be visually endpointed.
9. Ash the wafer for 45 minutes to remove the resist
10. Deposit thick insulator (presently LTO). This insulator will determine the
distance between the emitter and the phosphor. Normal LTO thicknesses are
~l|im. The LPCVD is used to perform the deposition. Deposition times
will vary strongly upon how far the wafers are placed inside the tube. Faster
deposition rates will occur the closer thewafers are to the front of the tube.
11. Deposit Thin film emitter. The preferred material at the moment is Mo due
to its volatile oxide. Mo is deposited in the PE#2 (AVT's machine). For
-1000A ofMo sputter for -8 min@350W, 5mt Ar(-25 SCCM).
12. Pattern the emitter. A non-standard coat program is necessary for
coating the Mo. Use program 7,3,30 instead of 7,3,3. This program is
nearly the same as the standard coat program but no HMDS is dispensed.
HMDS will prevent resist adhesion on Mo. Expose using the mask called
"botphos
emitters"
and the stepper job [10,1]BUDL pass 1. Use the standard
develop program on the track.
13. Etch the emitters in the GEC cell using the same SF6 recipe used twice
previously. (31 Seem SF6, 210mt, 40W). This etch, as with the etch stop
etch, can and should be visually endpointed. The etch time is about 45
seconds butmay vary.
14. Ash the wafers for 45 minutes to remove the resist.
15. Deposit an insulating layer which will define the distance between the
emitter and top gate. Presently this layer is low temperature oxide deposited
in the LPCVD. As with the thick oxide deposition it is necessary to look in
the log sheets to determine the time necessary to deposit the correct
thickness for this layer. Presently this layer is -1500A. Include a clean
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16, Pattern a via to the emitter (not visible in the cross section to the left). This
via will be filled in the next step with Mo. The same Mo layer which fills
the vias will act as the control gate although the via plugs and gates will be
electrically isolated from one another. Use the standard 7,3,3 coat program
on the wafertrack to pattern the vias. Expose using the mask called
"botphos lvl 8
CC"
and the stepper job [10,1]BUDL pass 1. Develop
normally. Etch the vias using BOE. A dip time of -40 seconds is sufficient
for 1500A of LTO (etch rate of LTO in BOE~2KA/min). Before etching
device wafers be sure to verify the etch rate on the control wafer which
was included in step 17. Do not over etch the vias as the thin Mo
emitter material may be undercut and lift off.
17. Deposit -IKAofMo to act as a via plug and control gate. Use PE#2 (8min,
350W, 25sccm Ar gives lkA ofMo). Include a monitor duplet or piece
microscope slide to verify deposition rate.
18. Coat using program 7,3,30 (no HMDS prime). Before exposing it is
necessary to remove all of the deposited oxide from the back of the wafer.
This is accomplished by coating the wafer with resist then dipping it in
BOE for -10 minutes. The BOE should have no effect on the unexposed
resist so long as the resist is kept in the yellow lights of wet etch one and
two. Removing the oxide on the back of the wafer insures back side contact
in the vacuum probe chamber. It is imperative all of the oxide be removed.
19. Expose using the mask called "botphos
gate(grid)'
[10,l]BudL pass 1. Develop normally on the track.
and stepper job
20. Etch the plug/gate level using the famous 3 1 Seem SF6, 210mt, 40W recipe
in the GEC cell. The time should be -45 seconds. Again, this etch can and
should be visually endpointed to reduce overetch.
21. Ash for 45 minutes to remove the resist.
22. PATTERN TRENCH. The trench etch is the most difficult of the steps.
The wafers must be hand coated with OCG ASPR 528 thick photoresist. To
coat, do a dehydration bake at 200C for 2 min. Allow the wafer to
thoroughly cool. Spin on ASPR 528 resist at 4100 RPM for 45 seconds.
Prebake the wafer for 60 seconds at 1 15C on a hotplate. Expose using the
mask "botphos
trench"
and the stepper job [10,1]BUDL pass 1 but change
the exposure time from 0.6 seconds to 1.0 seconds. Hand develop the
wafers in Shipley 321 developer for 90 seconds. Inspect. Hard bake the









23. The first of two etches is now performed in the GEC cell. The first
etch is the famous 31 Seem SF6, 210mt, 40W recipe. This recipe is
moderately anisotropic but can't be used to etch the whole trench
because it etches resist at a rate of 2000A/min while etching oxide at
-1000 A/min. The SF6 etch has -1/1 selectivity ofMo to LTO. It is
performed for 3 min 15 seconds to remove the top gate, insulator, and
emitter. A visual inspection under a microscope is necessary at this
point. Check to insure both the gate and emitter has been etched away.
Ifnecessary, etch longer but make sure the resist is not all etched away.
24. A general idea ofhow much oxide remains in the trench on top of the
etch stop should be known since the thickness of the layers and their
etch rates is known (Mo and Si02 both etch at -1000 A/min). This
oxide thickness should, however, be checked using the nanospec. The
Ta etch stop should be reflective enough to allow a thickness
measurement to be performed. Use program 1 (oxide on Si) but when
the nanospec asks for new reference wafer enter yes and use the control
wafer set aside in step 4. Most of the time the nanospec will be able to
obtain a reading but due to the granularity of the ZnO sometimes this
does not work.
25. Once the thickness of the oxide remaining in the trench is known it is
necessary to switch to a different chemistry to etch the remainder of the
trench. First, the GEC cell chamber must be cleaned out. Switch the
gas flow on MFC 4 from SF6 to CF4. Flow 60 seem CF4 and 15 seem
H2 for -3 minutes (don't forget to change the gas calibration factor on
the rear of the MFC controller). This step is to purge SF6 out of the
shared MFC. Vent the chamber, make sure the ENI power supply is
of wipe down the inside of the chamber with damp clean wipes.
Concentrate on the upper and lower electrodes but wipe the whole
chamber. This process is to remove any non-volitile etching deposits.
After the chamber has been wiped, pump the chamber down to base
pressure then run an 02 plasma for 15 minutes (50 SCCM 02, 100W,
350 mt). Thiswill remove any remaining deposits.
26. Etch the remainder of the trench in the GEC cell using 28 SCCM
CF4, 1.5 SCCM H2, 60W, lOOmt (H2 delivery pressure should be less
than 3 psi for stable flow also, make sure H2 mfc reads zero when off).
The etch rate of the oxide is -370 to 470 Angstroms/minute. The etch
rate will vary somewhat. Typical times are ten to twenty five minutes
ofetch depending upon howmuch oxide remains in the trench. Do not
overetch the trench. The etch rate of the Ta etch stop is -80 A/min.
The etch should be stopped and the trench inspected before the etch
stop is reached to determine the exact etch rate. This recipe etches
slightly fester on the outside of the wafer. This means the outside die
trendies will clear up to 1.5 minutes before the center trenches clear.
If the nanospec is not working this is a useful tool to determine the
progress of the etch. DURING THE LAST 60 SEC OF ETCH
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Steps 28 through 31 are not finalized - there have been many problems
with the conversion of the etch stop to TZO. More experimentation is
necessary to perfect this process. The optimum process would be to
sputter TZO in step 2 instead ofZinc Oxide
27. Once the trench is etched and thoroughly inspected (it is better to
overetch a little then to leave oxide remaining). Dip the Wafers for
-10 seconds in BOE to recess the oxide and more fully expose the
emitter andgate. Do not rinse inDlfor more than 1 mint zinc is very
soluble in water. You will loose all of the phosphor on the bottom of
the trench.
28. Ash the wafersfor 45 minutes to remove the remaining resist.
29. RTP the wafers for 10 seconds at 1200C to convert the Ta etch stop
andZnO into Ta2Zn308.
AppendixH
Photographs ofWorking IPFED Devices
1. Photograph ofworking IPFED taken in room light. The IPFED is
being tested inside the vacuum probe station constructed for this
study.
2. Photograph of working IPFED taken with a hand-held camera from




3. Photograph of working IPFED taken with a hand-held camera from
outside the vacuum test station.
Enlarged photograph of working IPFED device. The photograph was taken
through the clear plexiglass top of the vacuum probe station then enlarged.
5. Photograph of working IPFF D taken through
the microscope attached to the vacuum probe
station.
6. Photograph of working IPFED
taken through the microscope
attached to the vacuum probe
station.
7. Photograph of working IPFED taken
through the microscope attached to the
vacuum probe station.
Digital image of working IPFED
taken through the microscope
attached to the vacuum probe
station by a CCD camera.
Appendix I
Photographs ofThin Film TZO Samples
1. Photograph of the cathodoluminescence of a thin
film tantalum zinc oxide sample in the electron
flood gun constructed for this study.
2. Photograph ofthe cathodoluminescence of a
patterned, thin film tantalum zinc oxide
sample in the electron flood gun constructed
for this study. The red glow in the corner of
the sample \s a reflection of die hot cathode
used to produce the electron beam which
excites the sample.
3. Photograph ofdie cathodoluminescence of
a patterned, thin film tantalum zinc oxide
sample in the electron flood gun
constructed for this study. The sample
reads "Advanced Vision Technology".
The red glow in the corner of the sample
is a reflection of the hot cathode used to
produce the electron beam which excites
die sample.
Appendix J




Constants form Spindt 1976
Y ...70
Voltage at which dl/dV will be
calculated
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define dl/dv = didv
From Spindt 1976
Solve for b
results of solving for b
From Spindt 1976
Solve above equation for p
P = field enhancement factor
I = Emitter current at Voltage specified
From Spindt 1976
Solve above equation for a
a = Emitting area
Appendix K





(a.) After Completion of Trench etch Spin on
Shipley 812 photoresist at 5000 RPM. Bake resist
for 90 seconds at 1 15. Expose mask "encap
resist"'
Use stepper job listed on mask box. Develop using
standard RIT development. Reflow resist on
hotplate at 140C for 2 min.
(b.) Sputter Quartz on top of photoresist. Use RIT
PE2400#2. Use a magnetron on the quartz target.
Sputter 600W, 27.5sccm Ar. Deposition rate with
no platen rotation is ~5500A/min but is non
uniform due to magnetron. Note-the process can




(c.) Pattern a via in the quartz which will be used to
remove the resist COAT BY HAND, DO NOT
DO A DEHYDRATION BAKE. Spin on Shipley
812 resist, bake 60 sec at 115C, expose using the
"encap
via"
mask, develop by hand, skipping the
post exposure bake, perform the hardbake. Etch via
in GEC cell (28sccm CF4, 1.5sccm H2, 60W,
lOOmT).
(d.) Remove photoresist from under the quartz
window by soaking in acetone for ~5 min, rinse in
isopropal for 30 seconds, rinse, dry, ash for 45
minutes.
(e.)
(e.) Evaporate suitable getter/plug material onto
die wafer (itwill need to be dry etched). Make sure








(f.) Coat Shipley 812 photoresist using an
appropriate coating method. Expose the resist
using the "encap
plug1"
mask, Develop. Etch the
getter/plug material from on top of the quartz
window using an appropriate dry etch process.
Appendix L
Sems of Photoresist After Reflow Experiments
Shipley 812
- No Reflow
969366 28KV X4.Q8K 7. Sum
Shipley 812
- 130C hotplate, 2 min
Shipley 812 - 140C hotplate, 2 min.
Shipley 812 - 150C hotplate, 2 min
Appendix M
Modeling Results Using Ansoft Software
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1. Start with P+ Si wafers. Anode contact will be made through the phosphor
and the conductive wafer.
2. Sputter ~5KA of ZnO on the wafer in PE#2 (AVTPE). Also sputter on 1
control duplet with a slice of silicon on for step height measurement.
Pressure 5mt (~28sccm AR), power 700W, dep rate ~200A/min, no
magnatron, do not rotate.
3. Sputter 300 A of Ta on the device and control wafer. Use the PE2400
Sputterer (7 cm spacing, 1250W -1.7 minutes at 5mt Ar (-30 seem, use ion
gauge to adjust gas flow to result in 5mt- the throttle valve sticks make
sure it opens)). Do not rotate the platen. Ifmore than two wafers are in the
lot, sputter for the allotted time with wafers under the target, move new
wafers under the target then sputter again. It is not necessary to break
vacuum. Unless the wafers are directly under the target a negligible amount
ofmaterial will be sputtered on the wafers. Set the control wafer aside.
4. Pattern verneers and alignment marks. Use Mask oxide 1 of 10 #311835.
This mask has tin foil on itmasking out most of the features. Do not disturb
the tin foil. Expose using stepper job [10,l]Turkman pass 1.
5. Etch wafer in Gee Cell for 2 minutes in 31 Seem SF6, 210mt, 40W. This
recipe comes from an experimental design which varied pressure, SF6 gas
flow, and power to optimize the across the wafer uniformity. The same
recipe will be used several times in the course of the process. The next mask
set will have a single mask with the verneers, alignment marks and etch stop
on a single mask. Dip the wafers in buffered oxide etch (BOE) for 90 sec,
rinse inDI for 90 sec then spin dry.
6. Ashwafer 45 minutes to remove resist.
7. Pattern Tantalum. Coat normally using wafertrac program 7,3,3. Use mask
called botphos etch stop #4 and stepper job [10,1]BUDL (and whichever
pass is listed on the mask box) to expose on the stepper. Before developing,
expose again on the contact aligner using the mask called "etch
streets"
This is a IX mask to remove the Ta in the streets and around the edge of the
wafer. Place the wafer on the contact aligner and manually align the mask
on top of the wafer. The black side of the mask should be in contact with the
wafer. Open the shutter exposing the wafer for 45 sec. Develop the wafer
on the track normally. NOTE - leaving Ta in areas other than where there



























8. Etch the patterned Tantalum in the GEC cell. The same recipe is used as in
step 7 but the time is much shorter. 31 Seem SF6, 210mt, 40W. The time
will be -30 to 45 seconds. This etch can and should be visually endpointed.
9. Ash the wafer for 45 minutes to remove the resist
10. RTP the wafer for 10 Seconds at 1200C
1 1. Sputter thin ZnO on the wafer in PE#2 (AVTPE). Also sputter on 1 control
duplet with a slice of silicon on for step height measurement. Pressure 5mt
(~28sccm AR), power 700W, 40 seconds, no magnatron, do not rotate.
12. Deposit thick insulator (presently LTO). This insulator will determine the
distance between the emitter and the phosphor. Normal LTO thicknesses are
~l|im. The LPCVD is used to perform the deposition. Deposition times
will vary strongly upon how far the wafers are placed inside the tube. Faster
deposition rates will occur the closer the wafers are to the front of the tube.
13. Deposit Thin film emitter. The preferred material at the moment is Mo due
to its volatile oxide. Mo is deposited in the PE#2 (AVTs machine). For
-1000A ofMo sputter for -8 min@350W, 5mt Ar(~25 SCCM).
14. Pattern the emitter. A non-standard coat program is necessary for
coating the Mo. Use program 7,3,30 instead of 7,3,3. This program is
nearly the same as the standard coat program but no HMDS is dispensed.
HMDS will prevent resist adhesion on Mo. Expose using the mask called
"botphos
emitters"
and the stepper job [10,1]BUDL pass 1. Use the standard
develop program on the track.
15. Etch the emitters in the GEC cell using the same SF6 recipe used twice
previously. (31 Seem SF6, 210mt, 40W). This etch, as with the etch stop
etch, can and should be visually endpointed. The etch time is about 45
seconds butmay vary.
16. Ash the wafers for 45 minutes to remove the resist.
17. Deposit an insulating layer which will define the distance between the
emitter and top gate. Presentiy this layer is low temperature oxide deposited
in the LPCVD. As with the thick oxide deposition it is necessary to look in
the log sheets to determine the time necessary to deposit the correct
thickness for this layer. Presently this layer is -1500A. Include a clean
dummy wafer in the LPCVD which will be used as a control wafer in the
next etch step.
,



















18. Pattern a via to the emitter (not visible in the cross section to the left). This
via will be filled in the next step with Mo. The same Mo layer which fills
the vias will act as the control gate although the via plugs and gates will be
electrically isolated from one another. Use the standard 7,3,3 coat program
on the wafertrack to pattern the vias. Expose using the mask called
"botphos Ivl 8
CC"
and the stepper job [10,1]BUDL pass 1. Develop
normally. Etch the vias usingBOE. A dip time of -40 seconds is sufficient
for 1500A of LTO (etch rate of LTO in BOE>~2KA/min). Before etching
device wafers be sure to verify the etch rate on the control wafer which
was included in step 17. Do not over etch the vias as the thin Mo
emitter material may be undercut and lift off.
19. Deposit -1KA ofMo to act as a via plug and control gate. Use PE#2 (8min,
350W, 25sccm Ar gives lkA ofMo). Include a monitor duplet or piece
microscope slide to verify deposition rate.
20. Coat using program 7,3,30 (no HMDS prime). Before exposing it is
necessary to remove all of the deposited oxide from the back of the wafer.
This is accomplished by coating the wafer with resist then dipping it in
BOE for -10 minutes. The BOE should have no effect on the unexposed
resist so long as the resist is kept in the yellow lights of wet etch one and
two. Removing the oxide on the back of the wafer insures back side contact
in the vacuum probe chamber. It is imperative all of the oxide be removed.
21. Expose using the mask called "botphos
gate(grid)'
[10,l]BudL pass 1. Develop normally on the track.
and stepper job
22. Etch the plug/gate level using the famous 3 1 Seem SF6, 210mt, 40W recipe
in the GEC cell. The time should be -45 seconds. Again, this etch can and
should be visually endpointed to reduce overetch.
23. Ash for 45 minutes to remove the resist.
24. PATTERN TRENCH. The trench etch is the most difficult of the steps.
The wafers must be hand coated with OCG ASPR 528 thick photoresist. To
coat, do a dehydration bake at 200C for 2 min Allow the wafer to
thoroughly cool. Spin on ASPR 528 resist at 4100 RPM for 45 seconds.
Prebake the wafer for 60 seconds at 115C on a hotplate. Expose using the
mask "botphos
trench"
and the stepper job [10,1]BUDL pass 1 but change
the exposure time from 0.6 seconds to 1.0 seconds. Hand develop the
wafers in Shipley 321 developer for 90 seconds. Inspect. Hard bake the










25. The first of two etches is now performed in the GEC cell. The first etch is
the famous 31 Seem SF6, 210mt, 40W recipe. This recipe is moderately
anisotropic but can't be used to etch thewhole trench because it etches resist
at a rate of 2000A/min while etching oxide at -1000 A/min. The SF6 etch
has -1/1 selectivity ofMo to LTO. It is performed for 3 min 15 seconds to
remove the top gate, insulator, and emitter. A visual inspection under a
microscope is necessary at this point Check to insure both the gate and
emitter has been etched away. If necessary, etch longer but make sure the
resist is not all etched away.
26. A general idea of how much oxide remains in the trench on top of the etch
stop should be known since the thickness of the layers and their etch rates is
known (Mo and Si02 both etch at -1000 A/min
27. Once the thickness of the oxide remaining in the trench is estimated it is
necessary to switch to a different chemistry to etch the remainder of the
trench. First, the GEC cell chamber must be cleaned out Switch the gas
flow onMFC 4 from SF6 to CF4. Flow 60 seem CF4 and 15 seem H2 for -3
minutes (don't forget to change the gas calibration factor on the rear of the
MFC controller). This step is to purge SF6 out of the sharedMFC. Vent the
chamber, make sure the ENI power supply is off, wipe down the inside of
the chamber with damp clean wipes. Concentrate on the upper and lower
electrodes but wipe the whole chamber. This process is to remove any
non-
volitile etching deposits. After the chamber has been wiped, pump the
chamber down to base pressure then run an 02 plasma for 15 minutes (50
SCCM 02, 100W, 350 mt). This will remove any remaining deposits.
28. Etch the remainder of the trench in the GEC cell using 28 SCCM CF4, 1.5
SCCM H2, 60W, lOOmt (H2 delivery pressure should be less than 3 psi for
stable flow also, make sure H2 mfc reads zero when off). The etch rate of
the oxide is -370 to 470 Angstroms/minute. The etch rate will vary
somewhat Typical times are ten to twenty five minutes of etch depending
upon how much oxide remains in the trench. Do not overetch the trench.
The etch rate of the Ta etch stop is -80 A/min. The etch should be stopped
and the trench inspected before the etch stop is reached to determine the
exact etch rate. This recipe etches slightly faster on the outside of the wafer.
This means the outside die trenches will clear up to 1.5 minutes before the
center trenches clear. If the nanospec is not working this is a useful tool to
determine the progress of the etch. DURING THE LAST 60 SEC OF












29. Owce r/ze trench is etched and thoroughly inspected (it is better to overetch a
little then to leave oxide remaining). Dip the Wafersfor 20 seconds in BOE
to recess the oxide and more fully expose the emitter and gate. Rinse in DI
fori min, zinc is very soluble in water do not rinse anymore than this oryou
will loose all ofthe phosphor on the bottom ofthe trench.
30. Ash the wafersfor 45 minutes to remove the remaining resist.
31. RTP the wafersfor 10 seconds at 1200C to reactivate the TZO.
